mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-13 22:56:17 +09:00
8626cb8021
On keystone2 Lamarr and Edison platforms, the PA clocksource
mux in PLL REG1, can be changed only after enabling its clock
domain.
So selecting the output of PASS PLL as input to PA only after
enabling the clockdomain.
This is as per the debug done by "Vitaly Andrianov <vitalya@ti.com>"
and based on the previous work done by "Hao Zhang <hzhang@ti.com>"
Fixes: d634a0775bcf ("ARM: keystone2: Cleanup PLL init code")
Reported-by: Vitaly Andrianov <vitalya@ti.com>
Tested-by: Vitaly Andrianov <vitalya@ti.com>
Signed-off-by: Lokesh Vutla <lokeshvutla@ti.com>
|
||
|---|---|---|
| .. | ||
| am43xx | ||
| am335x | ||
| am3517crane | ||
| beagle | ||
| beagle_x15 | ||
| dra7xx | ||
| evm | ||
| ks2_evm | ||
| omap5_uevm | ||
| panda | ||
| sdp4430 | ||
| ti814x | ||
| ti816x | ||