mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-06 19:26:16 +09:00
ebf2b9e3df
MIPSfpga is an FPGA based dev platform. In a nutshell, its a microAptiv cpu core with lots of Xilinx IP blocks The FPGA dev board used is the Nexys4DDR board by Digilent. For more information, check the Readme file in board/imgtec/xilfpga Signed-off-by: Zubair Lutfullah Kakakhel <Zubair.Kakakhel@imgtec.com> Reviewed-by: Paul Burton <paul.burton@imgtec.com> Reviewed-by: Daniel Schwierzeck <daniel.schwierzeck@gmail.com>
26 lines
603 B
Plaintext
26 lines
603 B
Plaintext
CONFIG_MIPS=y
|
|
CONFIG_SYS_MALLOC_F_LEN=0x600
|
|
CONFIG_TARGET_XILFPGA=y
|
|
# CONFIG_MIPS_BOOT_ENV_LEGACY is not set
|
|
CONFIG_MIPS_BOOT_FDT=y
|
|
CONFIG_DEFAULT_DEVICE_TREE="nexys4ddr"
|
|
CONFIG_BOOTDELAY=5
|
|
CONFIG_HUSH_PARSER=y
|
|
CONFIG_SYS_PROMPT="MIPSfpga # "
|
|
# CONFIG_CMD_IMLS is not set
|
|
# CONFIG_CMD_SAVEENV is not set
|
|
CONFIG_CMD_MEMINFO=y
|
|
# CONFIG_CMD_FLASH is not set
|
|
# CONFIG_CMD_FPGA is not set
|
|
CONFIG_CMD_DHCP=y
|
|
CONFIG_CMD_MII=y
|
|
CONFIG_CMD_PING=y
|
|
CONFIG_CMD_TIME=y
|
|
CONFIG_OF_EMBED=y
|
|
CONFIG_NET_RANDOM_ETHADDR=y
|
|
CONFIG_NETCONSOLE=y
|
|
CONFIG_CLK=y
|
|
CONFIG_XILINX_EMACLITE=y
|
|
CONFIG_SYS_NS16550=y
|
|
CONFIG_CMD_DHRYSTONE=y
|