mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-29 06:13:45 +09:00
34759d74a3
The attempt to do DRAM parameters calibration in 'dramc_scan_dll_para()' function by trying different DLL adjustments and using the hardware DQS gate training result as a feedback is a great source of inspiration, but it just can't work properly the way it is implemented now. The fatal problem of this implementation is that the DQS gating window can be successfully found for almost every DLL delay adjustment setup that gets tried. Thus making it unable to see any real difference between 'good' and 'bad' settings. Also this code was supposed to be only activated by setting the highest bit in the 'dram_tpr3' variable of the 'dram_para' struct (per-board dram configuration). But none of the linux-sunxi devices has ever used it for real. Basically, this code is just a dead weight. Signed-off-by: Siarhei Siamashka <siarhei.siamashka@gmail.com> Acked-by: Ian Campbell <ijc@hellion.org.uk> Signed-off-by: Hans de Goede <hdegoede@redhat.com> |
||
|---|---|---|
| .. | ||
| arm720t | ||
| arm920t | ||
| arm926ejs | ||
| arm946es | ||
| arm1136 | ||
| arm1176 | ||
| arm_intcm | ||
| armv7 | ||
| armv8 | ||
| at91-common | ||
| pxa | ||
| sa1100 | ||
| tegra20-common | ||
| tegra30-common | ||
| tegra114-common | ||
| tegra124-common | ||
| tegra-common | ||
| Makefile | ||
| u-boot-spl.lds | ||
| u-boot.lds | ||