mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-12 21:23:57 +09:00
fd5577ce26
The SD driver calls clk_set_rate() before clk_enable(), yet clk_set_rate() implementation in the clock driver does not set the SD-IF divider. Fix it. Signed-off-by: Marek Vasut <marek.vasut+renesas@gmail.com> Cc: Nobuhiro Iwamatsu <iwamatsu@nigauri.org> |
||
---|---|---|
.. | ||
clk-rcar-gen2.c | ||
clk-rcar-gen3.c | ||
Kconfig | ||
Makefile | ||
r8a7790-cpg-mssr.c | ||
r8a7791-cpg-mssr.c | ||
r8a7792-cpg-mssr.c | ||
r8a7794-cpg-mssr.c | ||
r8a7795-cpg-mssr.c | ||
r8a7796-cpg-mssr.c | ||
r8a77970-cpg-mssr.c | ||
r8a77995-cpg-mssr.c | ||
rcar-gen2-cpg.h | ||
rcar-gen3-cpg.h | ||
renesas-cpg-mssr.c | ||
renesas-cpg-mssr.h |