mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-09-13 00:03:26 +09:00
790f7719e2
Tegra210 starts its drive group registers at a different offset from the APB MISC register block that other SoCs. Update the code to handle this. Signed-off-by: Stephen Warren <swarren@nvidia.com> Signed-off-by: Tom Warren <twarren@nvidia.com> |
||
|---|---|---|
| .. | ||
| ahb.h | ||
| clock-tables.h | ||
| clock.h | ||
| flow.h | ||
| funcmux.h | ||
| gp_padctrl.h | ||
| gpio.h | ||
| hardware.h | ||
| mc.h | ||
| pinmux.h | ||
| pmu.h | ||
| powergate.h | ||
| sysctr.h | ||
| tegra.h | ||