mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-11 04:33:46 +09:00
b558af8128
On the DRA72x (J6Eco) EVM one PMIC SMPS is powering three SoC core rails. This concept of using one SMPS to supply multiple core domains (in various, although limited combinations, per primary device use case) has now become common and is used by many customer J6/J6Eco designs; it is supported by a number of corresponding PMIC OTP versions. This patch implements correct operation of the core voltages scaling routine by ensuring that each SMPS that is supplying more than one domain shall be written only once, and with the highest voltage of those fused in the SoC (or of those defined in the corresponding header if fuse read is disabled or fails) for the power rails belonging to the group. The patch also replaces some PMIC-related magic numbers with the appropriate definitions. The default OPP_NOM voltages for the DRA7xx SoCs are updated as well, per the latest DMs. Signed-off-by: Lubomir Popov <l-popov@ti.com> |
||
|---|---|---|
| .. | ||
| clock.h | ||
| cpu.h | ||
| ehci.h | ||
| gpio.h | ||
| hardware.h | ||
| i2c.h | ||
| mem.h | ||
| mmc_host_def.h | ||
| mux_dra7xx.h | ||
| mux_omap5.h | ||
| omap.h | ||
| sata.h | ||
| spl.h | ||
| sys_proto.h | ||