mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-18 16:08:53 +09:00
![Simon Glass](/assets/img/avatar_default.png)
This converts the following to Kconfig: CONFIG_ENV_IS_IN_MMC CONFIG_ENV_IS_IN_NAND CONFIG_ENV_IS_IN_UBI CONFIG_ENV_IS_NOWHERE In fact this already exists for sunxi as a 'choice' config. However not all the choices are available in Kconfig yet so we cannot use that. It would lead to more than one option being set. In addition, one purpose of this series is to allow the environment to be stored in more than one place. So the existing choice is converted to a normal config allowing each option to be set independently. There are not many opportunities for Kconfig updates to reduce the size of this patch. This was tested with ./tools/moveconfig.py -i CONFIG_ENV_IS_IN_MMC And then manual updates. This is because for CHAIN_OF_TRUST boards they can only have ENV_IS_NOWHERE set, so we enforce that via Kconfig logic now. Signed-off-by: Simon Glass <sjg@chromium.org> Signed-off-by: Tom Rini <trini@konsulko.com>
95 lines
2.6 KiB
C
95 lines
2.6 KiB
C
/**
|
|
* (C) Copyright 2014, Cavium Inc.
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
**/
|
|
|
|
#ifndef __THUNDERX_88XX_H__
|
|
#define __THUNDERX_88XX_H__
|
|
|
|
#define CONFIG_REMAKE_ELF
|
|
|
|
#define CONFIG_THUNDERX
|
|
|
|
#define CONFIG_SYS_64BIT
|
|
|
|
#define MEM_BASE 0x00500000
|
|
|
|
#define CONFIG_SYS_LOWMEM_BASE MEM_BASE
|
|
|
|
/* Link Definitions */
|
|
#define CONFIG_SYS_TEXT_BASE 0x00500000
|
|
#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_SDRAM_BASE + 0x7fff0)
|
|
|
|
/* SMP Spin Table Definitions */
|
|
#define CPU_RELEASE_ADDR (CONFIG_SYS_SDRAM_BASE + 0x7fff0)
|
|
|
|
/* Generic Timer Definitions */
|
|
#define COUNTER_FREQUENCY (0x1800000) /* 24MHz */
|
|
|
|
#define CONFIG_SYS_MEMTEST_START MEM_BASE
|
|
#define CONFIG_SYS_MEMTEST_END (MEM_BASE + PHYS_SDRAM_1_SIZE)
|
|
|
|
/* Size of malloc() pool */
|
|
#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 1024 * 1024)
|
|
|
|
/* PL011 Serial Configuration */
|
|
|
|
#define CONFIG_PL01X_SERIAL
|
|
#define CONFIG_PL011_CLOCK 24000000
|
|
#define CONFIG_CONS_INDEX 1
|
|
|
|
/* Generic Interrupt Controller Definitions */
|
|
#define GICD_BASE (0x801000000000)
|
|
#define GICR_BASE (0x801000002000)
|
|
#define CONFIG_SYS_SERIAL0 0x87e024000000
|
|
#define CONFIG_SYS_SERIAL1 0x87e025000000
|
|
|
|
/* BOOTP options */
|
|
#define CONFIG_BOOTP_BOOTFILESIZE
|
|
#define CONFIG_BOOTP_BOOTPATH
|
|
#define CONFIG_BOOTP_GATEWAY
|
|
#define CONFIG_BOOTP_HOSTNAME
|
|
#define CONFIG_BOOTP_PXE
|
|
|
|
/* Miscellaneous configurable options */
|
|
#define CONFIG_SYS_LOAD_ADDR (MEM_BASE)
|
|
|
|
/* Physical Memory Map */
|
|
#define CONFIG_NR_DRAM_BANKS 1
|
|
#define PHYS_SDRAM_1 (MEM_BASE) /* SDRAM Bank #1 */
|
|
#define PHYS_SDRAM_1_SIZE (0x80000000-MEM_BASE) /* 2048 MB */
|
|
#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
|
|
|
|
/* Initial environment variables */
|
|
#define UBOOT_IMG_HEAD_SIZE 0x40
|
|
/* C80000 - 0x40 */
|
|
#define CONFIG_EXTRA_ENV_SETTINGS \
|
|
"kernel_addr=08007ffc0\0" \
|
|
"fdt_addr=0x94C00000\0" \
|
|
"fdt_high=0x9fffffff\0"
|
|
|
|
#define CONFIG_BOOTARGS \
|
|
"console=ttyAMA0,115200n8 " \
|
|
"earlycon=pl011,0x87e024000000 " \
|
|
"debug maxcpus=48 rootwait rw "\
|
|
"root=/dev/sda2 coherent_pool=16M"
|
|
|
|
/* Do not preserve environment */
|
|
#define CONFIG_ENV_SIZE 0x1000
|
|
|
|
/* Monitor Command Prompt */
|
|
#define CONFIG_SYS_CBSIZE 512 /* Console I/O Buffer Size */
|
|
#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
|
|
sizeof(CONFIG_SYS_PROMPT) + 16)
|
|
#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
|
|
#define CONFIG_SYS_LONGHELP
|
|
#define CONFIG_CMDLINE_EDITING 1
|
|
#define CONFIG_SYS_MAXARGS 64 /* max command args */
|
|
#define CONFIG_NO_RELOCATION 1
|
|
#define CONFIG_LIB_RAND
|
|
#define PLL_REF_CLK 50000000 /* 50 MHz */
|
|
#define NS_PER_REF_CLK_TICK (1000000000/PLL_REF_CLK)
|
|
|
|
#endif /* __THUNDERX_88XX_H__ */
|