mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-30 22:08:52 +09:00
![Marek Vasut](/assets/img/avatar_default.png)
Import the RCar Gen3 DTS and headers from upstream Linux kernel v4.12-rc6, commit 6f7da290413ba713f0cdd9ff1a2a9bb129ef4f6c . This includes both M3 and H3 ULCB and Salvator-X boards. Signed-off-by: Marek Vasut <marek.vasut+renesas@gmail.com> Cc: Nobuhiro Iwamatsu <iwamatsu@nigauri.org> Signed-off-by: Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
43 lines
1.3 KiB
C
43 lines
1.3 KiB
C
/*
|
|
* Copyright (C) 2016 Glider bvba
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; version 2 of the License.
|
|
*/
|
|
#ifndef __DT_BINDINGS_POWER_R8A7795_SYSC_H__
|
|
#define __DT_BINDINGS_POWER_R8A7795_SYSC_H__
|
|
|
|
/*
|
|
* These power domain indices match the numbers of the interrupt bits
|
|
* representing the power areas in the various Interrupt Registers
|
|
* (e.g. SYSCISR, Interrupt Status Register)
|
|
*/
|
|
|
|
#define R8A7795_PD_CA57_CPU0 0
|
|
#define R8A7795_PD_CA57_CPU1 1
|
|
#define R8A7795_PD_CA57_CPU2 2
|
|
#define R8A7795_PD_CA57_CPU3 3
|
|
#define R8A7795_PD_CA53_CPU0 5
|
|
#define R8A7795_PD_CA53_CPU1 6
|
|
#define R8A7795_PD_CA53_CPU2 7
|
|
#define R8A7795_PD_CA53_CPU3 8
|
|
#define R8A7795_PD_A3VP 9
|
|
#define R8A7795_PD_CA57_SCU 12
|
|
#define R8A7795_PD_CR7 13
|
|
#define R8A7795_PD_A3VC 14
|
|
#define R8A7795_PD_3DG_A 17
|
|
#define R8A7795_PD_3DG_B 18
|
|
#define R8A7795_PD_3DG_C 19
|
|
#define R8A7795_PD_3DG_D 20
|
|
#define R8A7795_PD_CA53_SCU 21
|
|
#define R8A7795_PD_3DG_E 22
|
|
#define R8A7795_PD_A3IR 24
|
|
#define R8A7795_PD_A2VC0 25 /* ES1.x only */
|
|
#define R8A7795_PD_A2VC1 26
|
|
|
|
/* Always-on power area */
|
|
#define R8A7795_PD_ALWAYS_ON 32
|
|
|
|
#endif /* __DT_BINDINGS_POWER_R8A7795_SYSC_H__ */
|