mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-05 18:56:15 +09:00
8c59f2023c
U-Boot SPL on the generic RISC-V CPU supports two boot flows, directly jumping to the image and via OpenSBI firmware. In the first case, both U-Boot SPL and proper must be compiled to run in the same privilege mode. Using OpenSBI firmware, U-Boot SPL must be compiled for machine mode and U-Boot proper for supervisor mode. To be able to use SPL, boards have to provide a supported SPL boot device. Signed-off-by: Lukas Auer <lukas.auer@aisec.fraunhofer.de> Reviewed-by: Bin Meng <bmeng.cn@gmail.com> Tested-by: Bin Meng <bmeng.cn@gmail.com> Reviewed-by: Anup Patel <anup.patel@wdc.com>
37 lines
1.1 KiB
Makefile
37 lines
1.1 KiB
Makefile
# SPDX-License-Identifier: GPL-2.0+
|
|
#
|
|
# (C) Copyright 2000-2006
|
|
# Wolfgang Denk, DENX Software Engineering, wd@denx.de.
|
|
#
|
|
# Copyright (C) 2017 Andes Technology Corporation
|
|
# Rick Chen, Andes Technology Corporation <rick@andestech.com>
|
|
|
|
obj-$(CONFIG_CMD_BOOTM) += bootm.o
|
|
obj-$(CONFIG_CMD_BOOTI) += bootm.o image.o
|
|
obj-$(CONFIG_CMD_GO) += boot.o
|
|
obj-y += cache.o
|
|
ifeq ($(CONFIG_$(SPL_)RISCV_MMODE),y)
|
|
obj-$(CONFIG_SIFIVE_CLINT) += sifive_clint.o
|
|
obj-$(CONFIG_ANDES_PLIC) += andes_plic.o
|
|
obj-$(CONFIG_ANDES_PLMT) += andes_plmt.o
|
|
else
|
|
obj-$(CONFIG_RISCV_RDTIME) += rdtime.o
|
|
obj-$(CONFIG_SBI_IPI) += sbi_ipi.o
|
|
endif
|
|
obj-y += interrupts.o
|
|
obj-y += reset.o
|
|
obj-y += setjmp.o
|
|
obj-$(CONFIG_SMP) += smp.o
|
|
obj-$(CONFIG_SPL_BUILD) += spl.o
|
|
|
|
# For building EFI apps
|
|
CFLAGS_$(EFI_CRT0) := $(CFLAGS_EFI)
|
|
CFLAGS_REMOVE_$(EFI_CRT0) := $(CFLAGS_NON_EFI)
|
|
|
|
CFLAGS_$(EFI_RELOC) := $(CFLAGS_EFI)
|
|
CFLAGS_REMOVE_$(EFI_RELOC) := $(CFLAGS_NON_EFI)
|
|
|
|
extra-$(CONFIG_CMD_BOOTEFI_HELLO_COMPILE) += $(EFI_CRT0) $(EFI_RELOC)
|
|
extra-$(CONFIG_CMD_BOOTEFI_SELFTEST) += $(EFI_CRT0) $(EFI_RELOC)
|
|
extra-$(CONFIG_EFI) += $(EFI_CRT0) $(EFI_RELOC)
|