mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-05 10:46:15 +09:00
2ed948f466
ISBC Key Extension feature is not applicable for RAMBOOT as there is no way to retrieve the CSF Header and validated IE Key table from SRAM once CPC has been disabled. The feature is only applicable in case of NOR SECURE BOOT. Code Cleanup: The SECURE_BOOT specific defines have been moved from arch-ls102xa/config.h to arm/include/asm/fsl_secure_boot.h Signed-off-by: Aneesh Bansal <aneesh.bansal@freescale.com> Reviewed-by: York Sun <yorksun@freescale.com>
48 lines
1.1 KiB
C
48 lines
1.1 KiB
C
/*
|
|
* Copyright 2015 Freescale Semiconductor, Inc.
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#ifndef __FSL_SECURE_BOOT_H
|
|
#define __FSL_SECURE_BOOT_H
|
|
|
|
#ifdef CONFIG_SECURE_BOOT
|
|
#define CONFIG_CMD_ESBC_VALIDATE
|
|
#define CONFIG_FSL_SEC_MON
|
|
#define CONFIG_SHA_PROG_HW_ACCEL
|
|
#define CONFIG_DM
|
|
#define CONFIG_RSA
|
|
#define CONFIG_RSA_FREESCALE_EXP
|
|
#ifndef CONFIG_FSL_CAAM
|
|
#define CONFIG_FSL_CAAM
|
|
#endif
|
|
|
|
#define CONFIG_KEY_REVOCATION
|
|
#ifndef CONFIG_SYS_RAMBOOT
|
|
/* The key used for verification of next level images
|
|
* is picked up from an Extension Table which has
|
|
* been verified by the ISBC (Internal Secure boot Code)
|
|
* in boot ROM of the SoC.
|
|
* The feature is only applicable in case of NOR boot and is
|
|
* not applicable in case of RAMBOOT (NAND, SD, SPI).
|
|
*/
|
|
#define CONFIG_FSL_ISBC_KEY_EXT
|
|
#endif
|
|
|
|
#ifndef CONFIG_FIT_SIGNATURE
|
|
|
|
#define CONFIG_EXTRA_ENV \
|
|
"setenv fdt_high 0xcfffffff;" \
|
|
"setenv initrd_high 0xcfffffff;" \
|
|
"setenv hwconfig \'fsl_ddr:ctlr_intlv=null,bank_intlv=null\';"
|
|
|
|
/* The address needs to be modified according to NOR memory map */
|
|
#define CONFIG_BOOTSCRIPT_HDR_ADDR 0x600a0000
|
|
|
|
#include <config_fsl_secboot.h>
|
|
#endif
|
|
#endif
|
|
|
|
#endif
|