mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-25 12:29:44 +09:00
2e53759dc6
some dpmacs in armv8a based freescale layerscape SOCs can be configured via both serdes(sgmii, xfi, xlaui etc) bits and via EC*_PMUX(rgmii) bits in RCW. e.g. dpmac 17 and 18 in LX2160A can be configured as SGMII from serdes bits and as RGMII via EC1_PMUX/EC2_PMUX bits Now if a dpmac is enabled by serdes bits then it takes precedence over EC*_PMUX bits. i.e. in LX2160A if we select serdes protocol that configures dpmac17 as SGMII and set the EC1_PMUX as RGMII, then the dpmac is SGMII and not RGMII. Therefore, move the fsl_rgmii_init after fsl_serdes_init. in fsl_rgmii_init function of SOC, we will check if the dpmac is enabled or not? if it is (fsl_serdes_init has already enabled the dpmac), then don't enable it. Signed-off-by: Pankaj Bansal <pankaj.bansal@nxp.com> Reviewed-by: Prabhakar Kushwaha <prabhakar.kushwaha@nxp.com> |
||
|---|---|---|
| .. | ||
| doc | ||
| cpu.c | ||
| cpu.h | ||
| fdt.c | ||
| fsl_lsch2_serdes.c | ||
| fsl_lsch2_speed.c | ||
| fsl_lsch3_serdes.c | ||
| fsl_lsch3_speed.c | ||
| icid.c | ||
| Kconfig | ||
| lowlevel.S | ||
| ls1012a_serdes.c | ||
| ls1043_ids.c | ||
| ls1043a_psci.S | ||
| ls1043a_serdes.c | ||
| ls1046_ids.c | ||
| ls1046a_serdes.c | ||
| ls1088a_serdes.c | ||
| ls2080a_serdes.c | ||
| lx2160a_serdes.c | ||
| Makefile | ||
| mp.c | ||
| ppa.c | ||
| soc.c | ||
| spl.c | ||