mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-08 20:26:17 +09:00
fb6038390e
Based on commit 980066e6d964 ("dt-bindings: phy: dp83867: Add documentation
for disabling clock output") of mainline linux kernel.
The clock output is generally only used for testing and development and not
used to daisy-chain PHYs. It's just a source of RF noise afterward.
Add a mux value for "off". I've added it as another enumeration to the
output property. In the actual PHY, the mux and the output enable are
independently controllable. However, it doesn't seem useful to be able
to describe the mux setting when the output is disabled.
Document that PHY's default setting will be left as is if the property
is omitted.
Signed-off-by: Grygorii Strashko <grygorii.strashko@ti.com>
Acked-by: Joe Hershberger <joe.hershberger@ni.com>
36 lines
1.4 KiB
Plaintext
36 lines
1.4 KiB
Plaintext
* Texas Instruments - dp83867 Giga bit ethernet phy
|
|
|
|
Required properties:
|
|
- reg - The ID number for the phy, usually a small integer
|
|
- ti,rx-internal-delay - RGMII Recieve Clock Delay - see dt-bindings/net/ti-dp83867.h
|
|
for applicable values
|
|
- ti,tx-internal-delay - RGMII Transmit Clock Delay - see dt-bindings/net/ti-dp83867.h
|
|
for applicable values
|
|
- ti,fifo-depth - Transmitt FIFO depth- see dt-bindings/net/ti-dp83867.h
|
|
for applicable values
|
|
- enet-phy-lane-swap - Indicates that PHY will swap the TX/RX lanes to
|
|
compensate for the board being designed with the lanes swapped.
|
|
- enet-phy-no-lane-swap - Indicates that PHY will disable swap of the
|
|
TX/RX lanes.
|
|
- ti,clk-output-sel - Muxing option for CLK_OUT pin. See dt-bindings/net/ti-dp83867.h
|
|
for applicable values. The CLK_OUT pin can also
|
|
be disabled by this property. When omitted, the
|
|
PHY's default will be left as is.
|
|
|
|
Default child nodes are standard Ethernet PHY device
|
|
nodes as described in doc/devicetree/bindings/net/ethernet.txt
|
|
|
|
Example:
|
|
|
|
ethernet-phy@0 {
|
|
reg = <0>;
|
|
ti,rx-internal-delay = <DP83867_RGMIIDCTL_2_25_NS>;
|
|
ti,tx-internal-delay = <DP83867_RGMIIDCTL_2_75_NS>;
|
|
ti,fifo-depth = <DP83867_PHYCR_FIFO_DEPTH_4_B_NIB>;
|
|
enet-phy-lane-no-swap;
|
|
ti,clk-output-sel = <DP83867_CLK_O_SEL_CHN_A_TCLK>;
|
|
};
|
|
|
|
Datasheet can be found:
|
|
http://www.ti.com/product/DP83867IR/datasheet
|