mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-09-07 13:23:20 +09:00
![Priyanka Jain](/assets/img/avatar_default.png)
The QorIQ LS2088A SoC is built on layerscape architecture. It is similar to LS2080A SoC with some differences like 1)Timer controller offset is different 2)It has A72 cores 3)It supports TZASC module Signed-off-by: Priyanka Jain <priyanka.jain@nxp.com> Reviewed-by: York Sun <york.sun@nxp.com>
230 lines
9.5 KiB
Plaintext
230 lines
9.5 KiB
Plaintext
SoC overview
|
|
|
|
1. LS1043A
|
|
2. LS2080A
|
|
3. LS1012A
|
|
4. LS1046A
|
|
5. LS2088A
|
|
|
|
LS1043A
|
|
---------
|
|
The LS1043A integrated multicore processor combines four ARM Cortex-A53
|
|
processor cores with datapath acceleration optimized for L2/3 packet
|
|
processing, single pass security offload and robust traffic management
|
|
and quality of service.
|
|
|
|
The LS1043A SoC includes the following function and features:
|
|
- Four 64-bit ARM Cortex-A53 CPUs
|
|
- 1 MB unified L2 Cache
|
|
- One 32-bit DDR3L/DDR4 SDRAM memory controllers with ECC and interleaving
|
|
support
|
|
- Data Path Acceleration Architecture (DPAA) incorporating acceleration the
|
|
the following functions:
|
|
- Packet parsing, classification, and distribution (FMan)
|
|
- Queue management for scheduling, packet sequencing, and congestion
|
|
management (QMan)
|
|
- Hardware buffer management for buffer allocation and de-allocation (BMan)
|
|
- Cryptography acceleration (SEC)
|
|
- Ethernet interfaces by FMan
|
|
- Up to 1 x XFI supporting 10G interface
|
|
- Up to 1 x QSGMII
|
|
- Up to 4 x SGMII supporting 1000Mbps
|
|
- Up to 2 x SGMII supporting 2500Mbps
|
|
- Up to 2 x RGMII supporting 1000Mbps
|
|
- High-speed peripheral interfaces
|
|
- Three PCIe 2.0 controllers, one supporting x4 operation
|
|
- One serial ATA (SATA 3.0) controllers
|
|
- Additional peripheral interfaces
|
|
- Three high-speed USB 3.0 controllers with integrated PHY
|
|
- Enhanced secure digital host controller (eSDXC/eMMC)
|
|
- Quad Serial Peripheral Interface (QSPI) Controller
|
|
- Serial peripheral interface (SPI) controller
|
|
- Four I2C controllers
|
|
- Two DUARTs
|
|
- Integrated flash controller supporting NAND and NOR flash
|
|
- QorIQ platform's trust architecture 2.1
|
|
|
|
LS2080A
|
|
--------
|
|
The LS2080A integrated multicore processor combines eight ARM Cortex-A57
|
|
processor cores with high-performance data path acceleration logic and network
|
|
and peripheral bus interfaces required for networking, telecom/datacom,
|
|
wireless infrastructure, and mil/aerospace applications.
|
|
|
|
The LS2080A SoC includes the following function and features:
|
|
|
|
- Eight 64-bit ARM Cortex-A57 CPUs
|
|
- 1 MB platform cache with ECC
|
|
- Two 64-bit DDR4 SDRAM memory controllers with ECC and interleaving support
|
|
- One secondary 32-bit DDR4 SDRAM memory controller, intended for use by
|
|
the AIOP
|
|
- Data path acceleration architecture (DPAA2) incorporating acceleration for
|
|
the following functions:
|
|
- Packet parsing, classification, and distribution (WRIOP)
|
|
- Queue and Hardware buffer management for scheduling, packet sequencing, and
|
|
congestion management, buffer allocation and de-allocation (QBMan)
|
|
- Cryptography acceleration (SEC) at up to 10 Gbps
|
|
- RegEx pattern matching acceleration (PME) at up to 10 Gbps
|
|
- Decompression/compression acceleration (DCE) at up to 20 Gbps
|
|
- Accelerated I/O processing (AIOP) at up to 20 Gbps
|
|
- QDMA engine
|
|
- 16 SerDes lanes at up to 10.3125 GHz
|
|
- Ethernet interfaces
|
|
- Up to eight 10 Gbps Ethernet MACs
|
|
- Up to eight 1 / 2.5 Gbps Ethernet MACs
|
|
- High-speed peripheral interfaces
|
|
- Four PCIe 3.0 controllers, one supporting SR-IOV
|
|
- Additional peripheral interfaces
|
|
- Two serial ATA (SATA 3.0) controllers
|
|
- Two high-speed USB 3.0 controllers with integrated PHY
|
|
- Enhanced secure digital host controller (eSDXC/eMMC)
|
|
- Serial peripheral interface (SPI) controller
|
|
- Quad Serial Peripheral Interface (QSPI) Controller
|
|
- Four I2C controllers
|
|
- Two DUARTs
|
|
- Integrated flash controller (IFC 2.0) supporting NAND and NOR flash
|
|
- Support for hardware virtualization and partitioning enforcement
|
|
- QorIQ platform's trust architecture 3.0
|
|
- Service processor (SP) provides pre-boot initialization and secure-boot
|
|
capabilities
|
|
|
|
LS1012A
|
|
--------
|
|
The LS1012A features an advanced 64-bit ARM v8 Cortex-
|
|
A53 processor, with 32 KB of parity protected L1-I cache,
|
|
32 KB of ECC protected L1-D cache, as well as 256 KB of
|
|
ECC protected L2 cache.
|
|
|
|
The LS1012A SoC includes the following function and features:
|
|
- One 64-bit ARM v8 Cortex-A53 core with the following capabilities:
|
|
- ARM v8 cryptography extensions
|
|
- One 16-bit DDR3L SDRAM memory controller, Up to 1.0 GT/s, Supports
|
|
16-/8-bit operation (no ECC support)
|
|
- ARM core-link CCI-400 cache coherent interconnect
|
|
- Packet Forwarding Engine (PFE)
|
|
- Cryptography acceleration (SEC)
|
|
- Ethernet interfaces supported by PFE:
|
|
- One Configurable x3 SerDes:
|
|
Two Serdes PLLs supported for usage by any SerDes data lane
|
|
Support for up to 6 GBaud operation
|
|
- High-speed peripheral interfaces:
|
|
- One PCI Express Gen2 controller, supporting x1 operation
|
|
- One serial ATA (SATA Gen 3.0) controller
|
|
- One USB 3.0/2.0 controller with integrated PHY
|
|
- One USB 2.0 controller with ULPI interface. .
|
|
- Additional peripheral interfaces:
|
|
- One quad serial peripheral interface (QuadSPI) controller
|
|
- One serial peripheral interface (SPI) controller
|
|
- Two enhanced secure digital host controllers
|
|
- Two I2C controllers
|
|
- One 16550 compliant DUART (two UART interfaces)
|
|
- Two general purpose IOs (GPIO)
|
|
- Two FlexTimers
|
|
- Five synchronous audio interfaces (SAI)
|
|
- Pre-boot loader (PBL) provides pre-boot initialization and RCW loading
|
|
- Single-source clocking solution enabling generation of core, platform,
|
|
DDR, SerDes, and USB clocks from a single external crystal and internal
|
|
crystaloscillator
|
|
- Thermal monitor unit (TMU) with +/- 3C accuracy
|
|
- Two WatchDog timers
|
|
- ARM generic timer
|
|
- QorIQ platform's trust architecture 2.1
|
|
|
|
LS1046A
|
|
--------
|
|
The LS1046A integrated multicore processor combines four ARM Cortex-A72
|
|
processor cores with datapath acceleration optimized for L2/3 packet
|
|
processing, single pass security offload and robust traffic management
|
|
and quality of service.
|
|
|
|
The LS1046A SoC includes the following function and features:
|
|
- Four 64-bit ARM Cortex-A72 CPUs
|
|
- 2 MB unified L2 Cache
|
|
- One 64-bit DDR4 SDRAM memory controllers with ECC and interleaving
|
|
support
|
|
- Data Path Acceleration Architecture (DPAA) incorporating acceleration the
|
|
the following functions:
|
|
- Packet parsing, classification, and distribution (FMan)
|
|
- Queue management for scheduling, packet sequencing, and congestion
|
|
management (QMan)
|
|
- Hardware buffer management for buffer allocation and de-allocation (BMan)
|
|
- Cryptography acceleration (SEC)
|
|
- Two Configurable x4 SerDes
|
|
- Two PLLs per four-lane SerDes
|
|
- Support for 10G operation
|
|
- Ethernet interfaces by FMan
|
|
- Up to 2 x XFI supporting 10G interface (MAC 9, 10)
|
|
- Up to 1 x QSGMII (MAC 5, 6, 10, 1)
|
|
- Up to 4 x SGMII supporting 1000Mbps (MAC 5, 6, 9, 10)
|
|
- Up to 3 x SGMII supporting 2500Mbps (MAC 5, 9, 10)
|
|
- Up to 2 x RGMII supporting 1000Mbps (MAC 3, 4)
|
|
- High-speed peripheral interfaces
|
|
- Three PCIe 3.0 controllers, one supporting x4 operation
|
|
- One serial ATA (SATA 3.0) controllers
|
|
- Additional peripheral interfaces
|
|
- Three high-speed USB 3.0 controllers with integrated PHY
|
|
- Enhanced secure digital host controller (eSDXC/eMMC)
|
|
- Quad Serial Peripheral Interface (QSPI) Controller
|
|
- Serial peripheral interface (SPI) controller
|
|
- Four I2C controllers
|
|
- Two DUARTs
|
|
- Integrated flash controller (IFC) supporting NAND and NOR flash
|
|
- QorIQ platform's trust architecture 2.1
|
|
|
|
LS2088A
|
|
--------
|
|
The LS2088A integrated multicore processor combines eight ARM Cortex-A72
|
|
processor cores with high-performance data path acceleration logic and network
|
|
and peripheral bus interfaces required for networking, telecom/datacom,
|
|
wireless infrastructure, and mil/aerospace applications.
|
|
|
|
The LS2088A SoC includes the following function and features:
|
|
|
|
- Eight 64-bit ARM Cortex-A72 CPUs
|
|
- 1 MB platform cache with ECC
|
|
- Two 64-bit DDR4 SDRAM memory controllers with ECC and interleaving support
|
|
- One secondary 32-bit DDR4 SDRAM memory controller, intended for use by
|
|
the AIOP
|
|
- Data path acceleration architecture (DPAA2) incorporating acceleration for
|
|
the following functions:
|
|
- Packet parsing, classification, and distribution (WRIOP)
|
|
- Queue and Hardware buffer management for scheduling, packet sequencing, and
|
|
congestion management, buffer allocation and de-allocation (QBMan)
|
|
- Cryptography acceleration (SEC) at up to 10 Gbps
|
|
- RegEx pattern matching acceleration (PME) at up to 10 Gbps
|
|
- Decompression/compression acceleration (DCE) at up to 20 Gbps
|
|
- Accelerated I/O processing (AIOP) at up to 20 Gbps
|
|
- QDMA engine
|
|
- 16 SerDes lanes at up to 10.3125 GHz
|
|
- Ethernet interfaces
|
|
- Up to eight 10 Gbps Ethernet MACs
|
|
- Up to eight 1 / 2.5 Gbps Ethernet MACs
|
|
- High-speed peripheral interfaces
|
|
- Four PCIe 3.0 controllers, one supporting SR-IOV
|
|
- Additional peripheral interfaces
|
|
- Two serial ATA (SATA 3.0) controllers
|
|
- Two high-speed USB 3.0 controllers with integrated PHY
|
|
- Enhanced secure digital host controller (eSDXC/eMMC)
|
|
- Serial peripheral interface (SPI) controller
|
|
- Quad Serial Peripheral Interface (QSPI) Controller
|
|
- Four I2C controllers
|
|
- Two DUARTs
|
|
- Integrated flash controller (IFC 2.0) supporting NAND and NOR flash
|
|
- Support for hardware virtualization and partitioning enforcement
|
|
- QorIQ platform's trust architecture 3.0
|
|
- Service processor (SP) provides pre-boot initialization and secure-boot
|
|
capabilities
|
|
|
|
LS2088A SoC has 3 more similar SoC personalities
|
|
1)LS2048A, few difference w.r.t. LS2088A:
|
|
a) Four 64-bit ARM v8 Cortex-A72 CPUs
|
|
|
|
2)LS2084A, few difference w.r.t. LS2088A:
|
|
a) No AIOP
|
|
b) No 32-bit DDR3 SDRAM memory
|
|
c) 5 * 1/10G + 5 *1G WRIOP
|
|
d) No L2 switch
|
|
|
|
3)LS2044A, few difference w.r.t. LS2084A:
|
|
a) Four 64-bit ARM v8 Cortex-A72 CPUs
|