mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-03 08:43:45 +09:00
![Tom Rini](/assets/img/avatar_default.png)
Commit 94e3c8c4fd
("crypto/fsl - Add progressive hashing support
using hardware acceleration.") created entries for CONFIG_SHA1,
CONFIG_SHA256, CONFIG_SHA_HW_ACCEL, and CONFIG_SHA_PROG_HW_ACCEL.
However, no defconfig has migrated to it. Complete the move by first
adding additional logic to various Kconfig files to select this when
required and then use the moveconfig tool. In many cases we can select
these because they are required to implement other drivers. We also
correct how we include the various hashing algorithms in SPL.
This commit was generated as follows (after Kconfig additions):
[1] tools/moveconfig.py -y SHA1 SHA256 SHA_HW_ACCEL
[2] tools/moveconfig.py -y SHA_PROG_HW_ACCEL
Note:
We cannot move SHA_HW_ACCEL and SHA_PROG_HW_ACCEL simultaneously
because there is dependency between them.
Cc: Poonam Aggrwal <poonam.aggrwal@freescale.com>
Cc: Naveen Burmi <NaveenBurmi@freescale.com>
Cc: Po Liu <po.liu@freescale.com>
Cc: Shengzhou Liu <Shengzhou.Liu@freescale.com>
Cc: Priyanka Jain <Priyanka.Jain@freescale.com>
Cc: Shaohui Xie <Shaohui.Xie@freescale.com>
Cc: Chunhe Lan <Chunhe.Lan@freescale.com>
Cc: Chander Kashyap <k.chander@samsung.com>
Cc: Steve Rae <steve.rae@raedomain.com>
Cc: Dirk Eibach <eibach@gdsys.de>
Cc: Feng Li <feng.li_2@nxp.com>
Cc: Alison Wang <alison.wang@freescale.com>
Cc: Sumit Garg <sumit.garg@nxp.com>
Cc: Mingkai Hu <Mingkai.Hu@freescale.com>
Cc: York Sun <york.sun@nxp.com>
Cc: Prabhakar Kushwaha <prabhakar.kushwaha@nxp.com>
Cc: Jaehoon Chung <jh80.chung@samsung.com>
Cc: Akshay Saraswat <akshay.s@samsung.com>
Cc: Heiko Schocher <hs@denx.de>
Cc: Jagan Teki <jagan@amarulasolutions.com>
Signed-off-by: Tom Rini <trini@konsulko.com>
Reviewed-by: Simon Glass <sjg@chromium.org>
Signed-off-by: Tom Rini <trini@konsulko.com>
47 lines
1.1 KiB
Plaintext
47 lines
1.1 KiB
Plaintext
config FSL_CAAM
|
|
bool "Freescale Crypto Driver Support"
|
|
select SHA_HW_ACCEL
|
|
help
|
|
Enables the Freescale's Cryptographic Accelerator and Assurance
|
|
Module (CAAM), also known as the SEC version 4 (SEC4). The driver uses
|
|
Job Ring as interface to communicate with CAAM.
|
|
|
|
config SYS_FSL_HAS_SEC
|
|
bool
|
|
help
|
|
Enable Freescale Secure Boot and Trusted Architecture
|
|
|
|
config SYS_FSL_SEC_COMPAT_2
|
|
bool
|
|
help
|
|
Secure boot and trust architecture compatible version 2
|
|
|
|
config SYS_FSL_SEC_COMPAT_4
|
|
bool
|
|
help
|
|
Secure boot and trust architecture compatible version 4
|
|
|
|
config SYS_FSL_SEC_COMPAT_5
|
|
bool
|
|
help
|
|
Secure boot and trust architecture compatible version 5
|
|
|
|
config SYS_FSL_SEC_COMPAT_6
|
|
bool
|
|
help
|
|
Secure boot and trust architecture compatible version 6
|
|
|
|
config SYS_FSL_SEC_BE
|
|
bool "Big-endian access to Freescale Secure Boot"
|
|
|
|
config SYS_FSL_SEC_COMPAT
|
|
int "Freescale Secure Boot compatibility"
|
|
depends on SYS_FSL_HAS_SEC
|
|
default 2 if SYS_FSL_SEC_COMPAT_2
|
|
default 4 if SYS_FSL_SEC_COMPAT_4
|
|
default 5 if SYS_FSL_SEC_COMPAT_5
|
|
default 6 if SYS_FSL_SEC_COMPAT_6
|
|
|
|
config SYS_FSL_SEC_LE
|
|
bool "Little-endian access to Freescale Secure Boot"
|