mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-06-09 23:36:03 +09:00
5a6ff3cfb5
On the A33, uart0 is muxed on the PB pins. On SBCs these pins may be
available for use. Such is the case on the Sinlinx SinA33.
Set CONS_INDEX=1 to use uart0 as the console, matching the device tree.
Fixes: 7095f86418 ("sunxi: Convert CONS_INDEX to Kconfig")
Signed-off-by: Chen-Yu Tsai <wens@csie.org>
Acked-by: Maxime Ripard <maxime.ripard@free-electrons.com>
Reviewed-by: Jagan Teki <jagan@openedev.com>
32 lines
958 B
Plaintext
32 lines
958 B
Plaintext
CONFIG_ARM=y
|
|
CONFIG_ARCH_SUNXI=y
|
|
CONFIG_CONS_INDEX=1
|
|
CONFIG_MACH_SUN8I_A33=y
|
|
CONFIG_DRAM_CLK=552
|
|
CONFIG_DRAM_ZQ=15291
|
|
CONFIG_MMC0_CD_PIN="PB4"
|
|
CONFIG_MMC_SUNXI_SLOT_EXTRA=2
|
|
CONFIG_USB0_ID_DET="PH8"
|
|
CONFIG_VIDEO_LCD_MODE="x:1024,y:600,depth:18,pclk_khz:66000,le:90,ri:160,up:3,lo:127,hs:70,vs:20,sync:3,vmode:0"
|
|
CONFIG_VIDEO_LCD_DCLK_PHASE=0
|
|
CONFIG_VIDEO_LCD_BL_EN="PH6"
|
|
CONFIG_VIDEO_LCD_BL_PWM="PH0"
|
|
CONFIG_DEFAULT_DEVICE_TREE="sun8i-a33-sinlinx-sina33"
|
|
# CONFIG_SYS_MALLOC_CLEAR_ON_INIT is not set
|
|
CONFIG_SPL=y
|
|
# CONFIG_CMD_IMLS is not set
|
|
# CONFIG_CMD_FLASH is not set
|
|
CONFIG_CMD_DFU=y
|
|
# CONFIG_CMD_FPGA is not set
|
|
# CONFIG_SPL_DOS_PARTITION is not set
|
|
# CONFIG_SPL_ISO_PARTITION is not set
|
|
# CONFIG_SPL_PARTITION_UUIDS is not set
|
|
CONFIG_DFU_RAM=y
|
|
CONFIG_USB_EHCI_HCD=y
|
|
CONFIG_USB_MUSB_GADGET=y
|
|
CONFIG_USB_GADGET=y
|
|
CONFIG_USB_GADGET_DOWNLOAD=y
|
|
CONFIG_G_DNL_MANUFACTURER="Allwinner Technology"
|
|
CONFIG_G_DNL_VENDOR_NUM=0x1f3a
|
|
CONFIG_G_DNL_PRODUCT_NUM=0x1010
|