mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-10 13:16:16 +09:00
331c372210
Switch the Arria10 from ad-hoc hardcoded timer to timer framework and the DW APB timer driver. This allows the A10 to extract timer information, like timer rate, from clock framework and thus DT instead of having it hardcoded in U-Boot configuration files. Signed-off-by: Marek Vasut <marex@denx.de> Cc: Chin Liang See <chin.liang.see@intel.com> Cc: Dinh Nguyen <dinguyen@kernel.org> Cc: Ley Foon Tan <ley.foon.tan@intel.com>
46 lines
1.1 KiB
Plaintext
46 lines
1.1 KiB
Plaintext
CONFIG_ARM=y
|
|
CONFIG_ARCH_SOCFPGA=y
|
|
CONFIG_SYS_TEXT_BASE=0x01000040
|
|
CONFIG_SYS_MALLOC_F_LEN=0x2000
|
|
CONFIG_TARGET_SOCFPGA_ARRIA10_SOCDK=y
|
|
CONFIG_SPL=y
|
|
CONFIG_IDENT_STRING="socfpga_arria10"
|
|
CONFIG_DEFAULT_DEVICE_TREE="socfpga_arria10_socdk_sdmmc"
|
|
CONFIG_DISTRO_DEFAULTS=y
|
|
CONFIG_NR_DRAM_BANKS=1
|
|
CONFIG_USE_BOOTARGS=y
|
|
CONFIG_BOOTARGS="console=ttyS0,115200"
|
|
# CONFIG_USE_BOOTCOMMAND is not set
|
|
CONFIG_DEFAULT_FDT_FILE="socfpga_arria10_socdk_sdmmc.dtb"
|
|
CONFIG_DISPLAY_BOARDINFO_LATE=y
|
|
CONFIG_SPL_FPGA_SUPPORT=y
|
|
CONFIG_SPL_SPI_LOAD=y
|
|
CONFIG_CMD_ASKENV=y
|
|
CONFIG_CMD_GREPENV=y
|
|
# CONFIG_CMD_FLASH is not set
|
|
CONFIG_CMD_GPIO=y
|
|
CONFIG_CMD_MMC=y
|
|
CONFIG_CMD_CACHE=y
|
|
CONFIG_CMD_EXT4_WRITE=y
|
|
CONFIG_MTDIDS_DEFAULT="nor0=ff705000.spi.0"
|
|
# CONFIG_SPL_DOS_PARTITION is not set
|
|
# CONFIG_ISO_PARTITION is not set
|
|
# CONFIG_EFI_PARTITION is not set
|
|
CONFIG_ENV_IS_IN_MMC=y
|
|
CONFIG_SPL_DM=y
|
|
CONFIG_SPL_DM_SEQ_ALIAS=y
|
|
CONFIG_FPGA_SOCFPGA=y
|
|
CONFIG_DM_GPIO=y
|
|
CONFIG_DWAPB_GPIO=y
|
|
CONFIG_DM_MMC=y
|
|
CONFIG_MTD_DEVICE=y
|
|
CONFIG_MTD_PARTITIONS=y
|
|
CONFIG_DM_ETH=y
|
|
CONFIG_ETH_DESIGNWARE=y
|
|
CONFIG_MII=y
|
|
CONFIG_SPI=y
|
|
CONFIG_TIMER=y
|
|
CONFIG_SPL_TIMER=y
|
|
CONFIG_DESIGNWARE_APB_TIMER=y
|
|
CONFIG_USE_TINY_PRINTF=y
|