mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-26 20:09:02 +09:00
![Suneel Garapati](/assets/img/avatar_default.png)
This patch adds support for all OcteonTX2 96xx/95xx boards from Marvell. For 96xx boards, use octeontx_96xx_defconfig and for 95xx boards, use octeontx_95xx_defconfig. Signed-off-by: Suneel Garapati <sgarapati@marvell.com>
36 lines
591 B
C
36 lines
591 B
C
// SPDX-License-Identifier: GPL-2.0
|
|
/*
|
|
* Copyright (C) 2018 Marvell International Ltd.
|
|
*
|
|
* https://spdx.org/licenses
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <asm/io.h>
|
|
#include <asm/arch/board.h>
|
|
#include <asm/arch/clock.h>
|
|
|
|
/**
|
|
* Returns the I/O clock speed in Hz
|
|
*/
|
|
u64 octeontx_get_io_clock(void)
|
|
{
|
|
union rst_boot rst_boot;
|
|
|
|
rst_boot.u = readq(RST_BOOT);
|
|
|
|
return rst_boot.s.pnr_mul * PLL_REF_CLK;
|
|
}
|
|
|
|
/**
|
|
* Returns the core clock speed in Hz
|
|
*/
|
|
u64 octeontx_get_core_clock(void)
|
|
{
|
|
union rst_boot rst_boot;
|
|
|
|
rst_boot.u = readq(RST_BOOT);
|
|
|
|
return rst_boot.s.c_mul * PLL_REF_CLK;
|
|
}
|