mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-06-09 23:36:03 +09:00
8d8e13e129
Update the L2 AUX CTRL settings for the SoCFPGA. Enabling D and I prefetch bits helps improve SDRAM performance on the platform. Also, we need to enable bit 22 of the L2. By not having bit 22 set in the PL310 Auxiliary Control register (shared attribute override enable) has the side effect of transforming Normal Shared Non-cacheable reads into Cacheable no-allocate reads. Coherent DMA buffers in Linux always have a Cacheable alias via the kernel linear mapping and the processor can speculatively load cache lines into the PL310 controller. With bit 22 cleared, Non-cacheable reads would unexpectedly hit such cache lines leading to buffer corruption. Signed-off-by: Dinh Nguyen <dinguyen@opensource.altera.com> |
||
|---|---|---|
| .. | ||
| include/mach | ||
| clock_manager.c | ||
| fpga_manager.c | ||
| freeze_controller.c | ||
| Kconfig | ||
| Makefile | ||
| misc.c | ||
| qts-filter.sh | ||
| reset_manager.c | ||
| scan_manager.c | ||
| spl.c | ||
| system_manager.c | ||
| timer.c | ||
| wrap_iocsr_config.c | ||
| wrap_pinmux_config.c | ||
| wrap_pll_config.c | ||
| wrap_sdram_config.c | ||