mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-14 07:06:19 +09:00
413ab5b0e1
Add the Zynq-based SYZYGY Hub board from Opal Kelly. The board contains a Xilinx Zynq xc7z012s SoC, 1GB DDR3 RAM, and supports booting from SD. Signed-off-by: Tom McLeod <tom.mcleod@opalkelly.com> Cc: Michal Simek <monstr@monstr.eu> CC: Albert Aribaud <albert.u.boot@aribaud.net> Signed-off-by: Michal Simek <michal.simek@xilinx.com>
73 lines
1006 B
Plaintext
73 lines
1006 B
Plaintext
/*
|
|
* SYZYGY Hub DTS
|
|
*
|
|
* Copyright (C) 2011 - 2015 Xilinx
|
|
* Copyright (C) 2017 Opal Kelly Inc.
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
/dts-v1/;
|
|
/include/ "zynq-7000.dtsi"
|
|
|
|
/ {
|
|
model = "SYZYGY Hub";
|
|
compatible = "opalkelly,syzygy-hub", "xlnx,zynq-7000";
|
|
|
|
aliases {
|
|
ethernet0 = &gem0;
|
|
serial0 = &uart0;
|
|
mmc0 = &sdhci0;
|
|
};
|
|
|
|
memory@0 {
|
|
device_type = "memory";
|
|
reg = <0x0 0x40000000>;
|
|
};
|
|
|
|
chosen {
|
|
bootargs = "";
|
|
stdout-path = "serial0:115200n8";
|
|
};
|
|
|
|
usb_phy0: phy0 {
|
|
#phy-cells = <0>;
|
|
compatible = "usb-nop-xceiv";
|
|
reset-gpios = <&gpio0 47 1>;
|
|
};
|
|
};
|
|
|
|
&clkc {
|
|
ps-clk-frequency = <50000000>;
|
|
};
|
|
|
|
&gem0 {
|
|
status = "okay";
|
|
phy-mode = "rgmii-id";
|
|
phy-handle = <ðernet_phy>;
|
|
|
|
ethernet_phy: ethernet-phy@0 {
|
|
reg = <0>;
|
|
device_type = "ethernet-phy";
|
|
};
|
|
};
|
|
|
|
&i2c1 {
|
|
status = "okay";
|
|
};
|
|
|
|
&sdhci0 {
|
|
u-boot,dm-pre-reloc;
|
|
status = "okay";
|
|
};
|
|
|
|
&uart0 {
|
|
u-boot,dm-pre-reloc;
|
|
status = "okay";
|
|
};
|
|
|
|
&usb0 {
|
|
status = "okay";
|
|
dr_mode = "otg";
|
|
usb-phy = <&usb_phy0>;
|
|
};
|