mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-31 22:39:08 +09:00
![huang lin](/assets/img/avatar_default.png)
Add a driver for setting up and modifying the various PLLs, peripheral clocks and mmc clocks on RK3036 Signed-off-by: Lin Huang <hl@rock-chips.com> Acked-by: Simon Glass <sjg@chromium.org>
169 lines
3.5 KiB
C
169 lines
3.5 KiB
C
/*
|
|
* (C) Copyright 2015 Rockchip Electronics Co., Ltd
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
#ifndef _ASM_ARCH_CRU_RK3036_H
|
|
#define _ASM_ARCH_CRU_RK3036_H
|
|
|
|
#include <common.h>
|
|
|
|
#define OSC_HZ (24 * 1000 * 1000)
|
|
|
|
#define APLL_HZ (600 * 1000000)
|
|
#define GPLL_HZ (594 * 1000000)
|
|
|
|
#define CORE_PERI_HZ 150000000
|
|
#define CORE_ACLK_HZ 300000000
|
|
|
|
#define CPU_ACLK_HZ 150000000
|
|
#define CPU_HCLK_HZ 300000000
|
|
#define CPU_PCLK_HZ 300000000
|
|
|
|
#define PERI_ACLK_HZ 148500000
|
|
#define PERI_HCLK_HZ 148500000
|
|
#define PERI_PCLK_HZ 74250000
|
|
|
|
struct rk3036_cru {
|
|
struct rk3036_pll {
|
|
unsigned int con0;
|
|
unsigned int con1;
|
|
unsigned int con2;
|
|
unsigned int con3;
|
|
} pll[4];
|
|
unsigned int cru_mode_con;
|
|
unsigned int cru_clksel_con[35];
|
|
unsigned int cru_clkgate_con[11];
|
|
unsigned int reserved;
|
|
unsigned int cru_glb_srst_fst_value;
|
|
unsigned int cru_glb_srst_snd_value;
|
|
unsigned int reserved1[2];
|
|
unsigned int cru_softrst_con[9];
|
|
unsigned int cru_misc_con;
|
|
unsigned int reserved2[2];
|
|
unsigned int cru_glb_cnt_th;
|
|
unsigned int cru_sdmmc_con[2];
|
|
unsigned int cru_sdio_con[2];
|
|
unsigned int cru_emmc_con[2];
|
|
unsigned int reserved3;
|
|
unsigned int cru_rst_st;
|
|
unsigned int reserved4[0x23];
|
|
unsigned int cru_pll_mask_con;
|
|
};
|
|
check_member(rk3036_cru, cru_pll_mask_con, 0x01f0);
|
|
|
|
struct pll_div {
|
|
u32 refdiv;
|
|
u32 fbdiv;
|
|
u32 postdiv1;
|
|
u32 postdiv2;
|
|
u32 frac;
|
|
};
|
|
|
|
enum {
|
|
/* PLLCON0*/
|
|
PLL_POSTDIV1_MASK = 7,
|
|
PLL_POSTDIV1_SHIFT = 12,
|
|
PLL_FBDIV_MASK = 0xfff,
|
|
PLL_FBDIV_SHIFT = 0,
|
|
|
|
/* PLLCON1 */
|
|
PLL_DSMPD_MASK = 1,
|
|
PLL_DSMPD_SHIFT = 12,
|
|
PLL_LOCK_STATUS_MASK = 1,
|
|
PLL_LOCK_STATUS_SHIFT = 10,
|
|
PLL_POSTDIV2_MASK = 7,
|
|
PLL_POSTDIV2_SHIFT = 6,
|
|
PLL_REFDIV_MASK = 0x3f,
|
|
PLL_REFDIV_SHIFT = 0,
|
|
PLL_RST_SHIFT = 14,
|
|
|
|
/* CRU_MODE */
|
|
GPLL_MODE_MASK = 3,
|
|
GPLL_MODE_SHIFT = 12,
|
|
GPLL_MODE_SLOW = 0,
|
|
GPLL_MODE_NORM,
|
|
GPLL_MODE_DEEP,
|
|
DPLL_MODE_MASK = 1,
|
|
DPLL_MODE_SHIFT = 4,
|
|
DPLL_MODE_SLOW = 0,
|
|
DPLL_MODE_NORM,
|
|
APLL_MODE_MASK = 1,
|
|
APLL_MODE_SHIFT = 0,
|
|
APLL_MODE_SLOW = 0,
|
|
APLL_MODE_NORM,
|
|
|
|
/* CRU_CLK_SEL0_CON */
|
|
CPU_CLK_PLL_SEL_MASK = 3,
|
|
CPU_CLK_PLL_SEL_SHIFT = 14,
|
|
CPU_CLK_PLL_SEL_APLL = 0,
|
|
CPU_CLK_PLL_SEL_DPLL,
|
|
CPU_CLK_PLL_SEL_GPLL,
|
|
ACLK_CPU_DIV_MASK = 0x1f,
|
|
ACLK_CPU_DIV_SHIFT = 8,
|
|
CORE_CLK_PLL_SEL_MASK = 1,
|
|
CORE_CLK_PLL_SEL_SHIFT = 7,
|
|
CORE_CLK_PLL_SEL_APLL = 0,
|
|
CORE_CLK_PLL_SEL_GPLL,
|
|
CORE_DIV_CON_MASK = 0x1f,
|
|
CORE_DIV_CON_SHIFT = 0,
|
|
|
|
/* CRU_CLK_SEL1_CON */
|
|
CPU_PCLK_DIV_MASK = 7,
|
|
CPU_PCLK_DIV_SHIFT = 12,
|
|
CPU_HCLK_DIV_MASK = 3,
|
|
CPU_HCLK_DIV_SHIFT = 8,
|
|
CORE_ACLK_DIV_MASK = 7,
|
|
CORE_ACLK_DIV_SHIFT = 4,
|
|
CORE_PERI_DIV_MASK = 0xf,
|
|
CORE_PERI_DIV_SHIFT = 0,
|
|
|
|
/* CRU_CLKSEL10_CON */
|
|
PERI_PLL_SEL_MASK = 3,
|
|
PERI_PLL_SEL_SHIFT = 14,
|
|
PERI_PLL_APLL = 0,
|
|
PERI_PLL_DPLL,
|
|
PERI_PLL_GPLL,
|
|
PERI_PCLK_DIV_MASK = 3,
|
|
PERI_PCLK_DIV_SHIFT = 12,
|
|
PERI_HCLK_DIV_MASK = 3,
|
|
PERI_HCLK_DIV_SHIFT = 8,
|
|
PERI_ACLK_DIV_MASK = 0x1f,
|
|
PERI_ACLK_DIV_SHIFT = 0,
|
|
|
|
/* CRU_CLKSEL11_CON */
|
|
SDIO_DIV_MASK = 0x7f,
|
|
SDIO_DIV_SHIFT = 8,
|
|
MMC0_DIV_MASK = 0x7f,
|
|
MMC0_DIV_SHIFT = 0,
|
|
|
|
/* CRU_CLKSEL12_CON */
|
|
EMMC_PLL_MASK = 3,
|
|
EMMC_PLL_SHIFT = 12,
|
|
EMMC_SEL_APLL = 0,
|
|
EMMC_SEL_DPLL,
|
|
EMMC_SEL_GPLL,
|
|
EMMC_SEL_24M,
|
|
SDIO_PLL_MASK = 3,
|
|
SDIO_PLL_SHIFT = 10,
|
|
SDIO_SEL_APLL = 0,
|
|
SDIO_SEL_DPLL,
|
|
SDIO_SEL_GPLL,
|
|
SDIO_SEL_24M,
|
|
MMC0_PLL_MASK = 3,
|
|
MMC0_PLL_SHIFT = 8,
|
|
MMC0_SEL_APLL = 0,
|
|
MMC0_SEL_DPLL,
|
|
MMC0_SEL_GPLL,
|
|
MMC0_SEL_24M,
|
|
EMMC_DIV_MASK = 0x7f,
|
|
EMMC_DIV_SHIFT = 0,
|
|
|
|
/* CRU_SOFTRST5_CON */
|
|
DDRCTRL_PSRST_SHIFT = 11,
|
|
DDRCTRL_SRST_SHIFT = 10,
|
|
DDRPHY_PSRST_SHIFT = 9,
|
|
DDRPHY_SRST_SHIFT = 8,
|
|
};
|
|
#endif
|