mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-06-09 23:36:03 +09:00
e35745bb64
"miivals.h" is missing * Patches by Mark Jonas, 13 Apr 2004: - Remove CS0 chip select timing setting from cpu/mpc5xxx/start.S - Add sync instructions to IceCube SDRAM init code - Move SDRAM chip constants into seperate include files - Unify DDR and SDR initialization code - Unify all IceCube (Lite5xxx) target names
14 lines
988 B
Plaintext
14 lines
988 B
Plaintext
---------------------------------------------------------------------------
|
|
Build target Flash address | BDI "go" command | Reset Vector
|
|
---------------------------------------------------------------------------
|
|
Lite5200 0xFFF00000 | 0xFFF00100 | 0xFFF00100
|
|
Lite5200_LOWBOOT 0xFF000000 | 0xFF000100 | 0x00000100
|
|
Lite5200_LOWBOOT08 0xFF800000 | 0xFF800100 | 0x00000100
|
|
icecube_5200 0xFFF00000 | 0xFFF00100 | 0xFFF00100
|
|
icecube_5200_LOWBOOT 0xFF000000 | 0xFF000100 | 0x00000100
|
|
icecube_5200_LOWBOOT08 0xFF800000 | 0xFF800100 | 0x00000100
|
|
icecube_5200_DDR 0xFFF00000 | 0xFFF00100 | 0xFFF00100
|
|
icecube_5200_DDR_LOWBOOT 0xFF800000 | 0xFF800100 | 0x00000100
|
|
icecube_5200_DDR_LOWBOOT08 0xFF800000 | 0xFF800100 | 0x00000100
|
|
---------------------------------------------------------------------------
|