mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-05 18:56:15 +09:00
![]() After issuing a STOP one must wait until the STOP has completed on the bus before doing something new to the controller. Also add an extra read of SR as the manual mentions doing that is a good idea. Remove surplus write of CR just before a write, isn't required and could potentially disturb the I2C bus. Signed-off-by: Joakim Tjernlund <Joakim.Tjernlund@transmode.se> |
||
---|---|---|
.. | ||
bfin-twi_i2c.c | ||
davinci_i2c.c | ||
fsl_i2c.c | ||
kirkwood_i2c.c | ||
Makefile | ||
mxc_i2c.c | ||
omap24xx_i2c.c | ||
omap1510_i2c.c | ||
s3c24x0_i2c.c | ||
s3c44b0_i2c.c | ||
soft_i2c.c | ||
tsi108_i2c.c |