mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-27 04:18:51 +09:00
![Andrey Zhizhikin](/assets/img/avatar_default.png)
i.MX8M series provide support for high speed grades in their usdhc controllers, which has eMMC and SDHC connected to them. Enable this support across the entire i.MX8M family by providing quirks to usdhc controllers designated by storage media connected to them. Signed-off-by: Andrey Zhizhikin <andrey.zhizhikin@leica-geosystems.com> Cc: Stefano Babic <sbabic@denx.de> Cc: Ye Li <ye.li@nxp.com>
129 lines
1.1 KiB
Plaintext
129 lines
1.1 KiB
Plaintext
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* Copyright 2018 NXP
|
|
*/
|
|
|
|
&{/imx8qm-pm} {
|
|
|
|
u-boot,dm-spl;
|
|
};
|
|
|
|
&mu {
|
|
u-boot,dm-spl;
|
|
};
|
|
|
|
&clk {
|
|
u-boot,dm-spl;
|
|
};
|
|
|
|
&iomuxc {
|
|
u-boot,dm-spl;
|
|
};
|
|
|
|
&pd_lsio {
|
|
u-boot,dm-spl;
|
|
};
|
|
|
|
&pd_lsio_gpio0 {
|
|
u-boot,dm-spl;
|
|
};
|
|
|
|
&pd_lsio_gpio1 {
|
|
u-boot,dm-spl;
|
|
};
|
|
|
|
&pd_lsio_gpio2 {
|
|
u-boot,dm-spl;
|
|
};
|
|
|
|
&pd_lsio_gpio3 {
|
|
u-boot,dm-spl;
|
|
};
|
|
|
|
&pd_lsio_gpio4 {
|
|
u-boot,dm-spl;
|
|
};
|
|
|
|
&pd_lsio_gpio5 {
|
|
u-boot,dm-spl;
|
|
};
|
|
|
|
&pd_lsio_gpio6 {
|
|
u-boot,dm-spl;
|
|
};
|
|
|
|
&pd_lsio_gpio7 {
|
|
u-boot,dm-spl;
|
|
};
|
|
|
|
&pd_conn {
|
|
u-boot,dm-spl;
|
|
};
|
|
|
|
&pd_conn_sdch0 {
|
|
u-boot,dm-spl;
|
|
};
|
|
|
|
&pd_conn_sdch1 {
|
|
u-boot,dm-spl;
|
|
};
|
|
|
|
&pd_conn_sdch2 {
|
|
u-boot,dm-spl;
|
|
};
|
|
|
|
&pd_dma {
|
|
u-boot,dm-spl;
|
|
};
|
|
|
|
&pd_dma_lpuart0 {
|
|
u-boot,dm-spl;
|
|
};
|
|
|
|
&gpio0 {
|
|
u-boot,dm-spl;
|
|
};
|
|
|
|
&gpio1 {
|
|
u-boot,dm-spl;
|
|
};
|
|
|
|
&gpio2 {
|
|
u-boot,dm-spl;
|
|
};
|
|
|
|
&gpio3 {
|
|
u-boot,dm-spl;
|
|
};
|
|
|
|
&gpio4 {
|
|
u-boot,dm-spl;
|
|
};
|
|
|
|
&gpio5 {
|
|
u-boot,dm-spl;
|
|
};
|
|
|
|
&gpio6 {
|
|
u-boot,dm-spl;
|
|
};
|
|
|
|
&gpio7 {
|
|
u-boot,dm-spl;
|
|
};
|
|
|
|
&lpuart0 {
|
|
u-boot,dm-spl;
|
|
};
|
|
|
|
&usdhc1 {
|
|
u-boot,dm-spl;
|
|
mmc-hs400-1_8v;
|
|
};
|
|
|
|
&usdhc2 {
|
|
u-boot,dm-spl;
|
|
sd-uhs-sdr104;
|
|
sd-uhs-ddr50;
|
|
};
|