mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-09-17 02:03:21 +09:00
215bd541b8
Until now the clkctrl clocks have been enabled/disabled through platform routines. Thanks to this patch they can be enabled and configured directly by the probed devices that need to use them. For DT binding details see Linux doc: - Documentation/devicetree/bindings/clock/ti-clkctrl.txt Signed-off-by: Dario Binacchi <dariobin@libero.it>
36 lines
986 B
Plaintext
36 lines
986 B
Plaintext
# SPDX-License-Identifier: GPL-2.0+
|
|
#
|
|
# Copyright (C) 2020 Dario Binacchi <dariobin@libero.it>
|
|
#
|
|
|
|
config CLK_TI_AM3_DPLL
|
|
bool "TI AM33XX Digital Phase-Locked Loop (DPLL) clock drivers"
|
|
depends on CLK && OF_CONTROL
|
|
help
|
|
This enables the DPLL clock drivers support on AM33XX SoCs. The DPLL
|
|
provides all interface clocks and functional clocks to the processor.
|
|
|
|
config CLK_TI_CTRL
|
|
bool "TI OMAP4 clock controller"
|
|
depends on CLK && OF_CONTROL
|
|
help
|
|
This enables the clock controller driver support on TI's SoCs.
|
|
|
|
config CLK_TI_DIVIDER
|
|
bool "TI divider clock driver"
|
|
depends on CLK && OF_CONTROL && CLK_CCF
|
|
help
|
|
This enables the divider clock driver support on TI's SoCs.
|
|
|
|
config CLK_TI_GATE
|
|
bool "TI gate clock driver"
|
|
depends on CLK && OF_CONTROL
|
|
help
|
|
This enables the gate clock driver support on TI's SoCs.
|
|
|
|
config CLK_TI_MUX
|
|
bool "TI mux clock driver"
|
|
depends on CLK && OF_CONTROL && CLK_CCF
|
|
help
|
|
This enables the mux clock driver support on TI's SoCs.
|