mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-09-30 16:40:44 +09:00
36c2ee4ce5
Add clock driver for the RCar Gen3 R8A7795 and R8A7796 SoCs . This driver allows reading out the clock configuration set by previous boot stages and enabling and disabling clock using the MSTP registers. Setting clock is not supported thus far. Signed-off-by: Marek Vasut <marek.vasut+renesas@gmail.com> Cc: Nobuhiro Iwamatsu <iwamatsu@nigauri.org> Signed-off-by: Nobuhiro Iwamatsu <iwamatsu@nigauri.org> |
||
---|---|---|
.. | ||
aspeed | ||
at91 | ||
exynos | ||
renesas | ||
rockchip | ||
tegra | ||
uniphier | ||
clk_bcm6345.c | ||
clk_boston.c | ||
clk_fixed_rate.c | ||
clk_pic32.c | ||
clk_sandbox_test.c | ||
clk_sandbox.c | ||
clk_stm32f7.c | ||
clk_zynq.c | ||
clk_zynqmp.c | ||
clk-uclass.c | ||
Kconfig | ||
Makefile |