mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-01 07:43:45 +09:00
![]() Add defines for FSL_SATA_V2, # of DDR controllers, reset value of CCSRBAR and SDHC erratum. Signed-off-by: Poonam Aggrwal <poonam.aggrwal@freescale.com> Signed-off-by: Kumar Gala <galak@kernel.crashing.org> |
||
---|---|---|
.. | ||
asm |