mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-20 17:08:52 +09:00
![Vikas Manocha](/assets/img/avatar_default.png)
After writing data to flash space, next instruction is checking if flash controller is busy writing to the flash memory. Memory barrier is required here to avoid transaction re-ordering for data write and busy status check. Signed-off-by: Vikas Manocha <vikas.manocha@st.com>
152 lines
3.4 KiB
C
152 lines
3.4 KiB
C
/*
|
|
* (C) Copyright 2015
|
|
* Kamil Lulko, <kamil.lulko@gmail.com>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <asm/io.h>
|
|
#include <asm/arch/stm32.h>
|
|
#include "stm32_flash.h"
|
|
|
|
flash_info_t flash_info[CONFIG_SYS_MAX_FLASH_BANKS];
|
|
|
|
#define STM32_FLASH ((struct stm32_flash_regs *)FLASH_CNTL_BASE)
|
|
|
|
void stm32_flash_latency_cfg(int latency)
|
|
{
|
|
/* 5 wait states, Prefetch enabled, D-Cache enabled, I-Cache enabled */
|
|
writel(FLASH_ACR_WS(5) | FLASH_ACR_PRFTEN | FLASH_ACR_ICEN
|
|
| FLASH_ACR_DCEN, &STM32_FLASH->acr);
|
|
}
|
|
|
|
static void stm32_flash_lock(u8 lock)
|
|
{
|
|
if (lock) {
|
|
setbits_le32(&STM32_FLASH->cr, STM32_FLASH_CR_LOCK);
|
|
} else {
|
|
writel(STM32_FLASH_KEY1, &STM32_FLASH->key);
|
|
writel(STM32_FLASH_KEY2, &STM32_FLASH->key);
|
|
}
|
|
}
|
|
|
|
unsigned long flash_init(void)
|
|
{
|
|
unsigned long total_size = 0;
|
|
u8 i, j;
|
|
|
|
for (i = 0; i < CONFIG_SYS_MAX_FLASH_BANKS; i++) {
|
|
flash_info[i].flash_id = FLASH_STM32;
|
|
flash_info[i].sector_count = CONFIG_SYS_MAX_FLASH_SECT;
|
|
flash_info[i].start[0] = CONFIG_SYS_FLASH_BASE + (i << 20);
|
|
flash_info[i].size = sect_sz_kb[0];
|
|
for (j = 1; j < CONFIG_SYS_MAX_FLASH_SECT; j++) {
|
|
flash_info[i].start[j] = flash_info[i].start[j - 1]
|
|
+ (sect_sz_kb[j - 1]);
|
|
flash_info[i].size += sect_sz_kb[j];
|
|
}
|
|
total_size += flash_info[i].size;
|
|
}
|
|
|
|
return total_size;
|
|
}
|
|
|
|
void flash_print_info(flash_info_t *info)
|
|
{
|
|
int i;
|
|
|
|
if (info->flash_id == FLASH_UNKNOWN) {
|
|
printf("missing or unknown FLASH type\n");
|
|
return;
|
|
} else if (info->flash_id == FLASH_STM32) {
|
|
printf("stm32 Embedded Flash\n");
|
|
}
|
|
|
|
printf(" Size: %ld MB in %d Sectors\n",
|
|
info->size >> 20, info->sector_count);
|
|
|
|
printf(" Sector Start Addresses:");
|
|
for (i = 0; i < info->sector_count; ++i) {
|
|
if ((i % 5) == 0)
|
|
printf("\n ");
|
|
printf(" %08lX%s",
|
|
info->start[i],
|
|
info->protect[i] ? " (RO)" : " ");
|
|
}
|
|
printf("\n");
|
|
return;
|
|
}
|
|
|
|
int flash_erase(flash_info_t *info, int first, int last)
|
|
{
|
|
u8 bank = 0xFF;
|
|
int i;
|
|
|
|
for (i = 0; i < CONFIG_SYS_MAX_FLASH_BANKS; i++) {
|
|
if (info == &flash_info[i]) {
|
|
bank = i;
|
|
break;
|
|
}
|
|
}
|
|
if (bank == 0xFF)
|
|
return -1;
|
|
|
|
stm32_flash_lock(0);
|
|
|
|
for (i = first; i <= last; i++) {
|
|
while (readl(&STM32_FLASH->sr) & STM32_FLASH_SR_BSY)
|
|
;
|
|
|
|
/* clear old sector number before writing a new one */
|
|
clrbits_le32(&STM32_FLASH->cr, STM32_FLASH_CR_SNB_MASK);
|
|
|
|
if (bank == 0) {
|
|
setbits_le32(&STM32_FLASH->cr,
|
|
(i << STM32_FLASH_CR_SNB_OFFSET));
|
|
} else if (bank == 1) {
|
|
setbits_le32(&STM32_FLASH->cr,
|
|
((0x10 | i) << STM32_FLASH_CR_SNB_OFFSET));
|
|
} else {
|
|
stm32_flash_lock(1);
|
|
return -1;
|
|
}
|
|
setbits_le32(&STM32_FLASH->cr, STM32_FLASH_CR_SER);
|
|
setbits_le32(&STM32_FLASH->cr, STM32_FLASH_CR_STRT);
|
|
|
|
while (readl(&STM32_FLASH->sr) & STM32_FLASH_SR_BSY)
|
|
;
|
|
|
|
clrbits_le32(&STM32_FLASH->cr, STM32_FLASH_CR_SER);
|
|
}
|
|
|
|
stm32_flash_lock(1);
|
|
return 0;
|
|
}
|
|
|
|
int write_buff(flash_info_t *info, uchar *src, ulong addr, ulong cnt)
|
|
{
|
|
ulong i;
|
|
|
|
while (readl(&STM32_FLASH->sr) & STM32_FLASH_SR_BSY)
|
|
;
|
|
|
|
stm32_flash_lock(0);
|
|
|
|
setbits_le32(&STM32_FLASH->cr, STM32_FLASH_CR_PG);
|
|
/* To make things simple use byte writes only */
|
|
for (i = 0; i < cnt; i++) {
|
|
*(uchar *)(addr + i) = src[i];
|
|
/* avoid re-ordering flash data write and busy status
|
|
* check as flash memory space attributes are generally Normal
|
|
*/
|
|
mb();
|
|
while (readl(&STM32_FLASH->sr) & STM32_FLASH_SR_BSY)
|
|
;
|
|
}
|
|
clrbits_le32(&STM32_FLASH->cr, STM32_FLASH_CR_PG);
|
|
stm32_flash_lock(1);
|
|
|
|
return 0;
|
|
}
|