mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-08 11:13:45 +09:00
1e7e374b35
The original write to sdram_config is correct for DDR3 but incorrect
for DDR2 so SPL was hanging. For DDR2, the write to sdram_config
should be after the writes to ref_ctrl. This was working for DDR3
because there was a write of 0x2800 to ref_ctrl before a write
to sdram_config.
Tested on: GP EVM 1.1A (DDR2), GP EVM 1.5A (DDR3),
Beaglebone A6 (DDR2), Beagleone Blacd A4A (DDR3)
Signed-off-by: Steve Kipisz <s-kipisz2@ti.com>
|
||
|---|---|---|
| .. | ||
| arm720t | ||
| arm920t | ||
| arm925t | ||
| arm926ejs | ||
| arm946es | ||
| arm1136 | ||
| arm1176 | ||
| arm_intcm | ||
| armv7 | ||
| ixp | ||
| pxa | ||
| s3c44b0 | ||
| sa1100 | ||
| tegra20-common | ||
| tegra30-common | ||
| tegra114-common | ||
| tegra-common | ||
| u-boot-spl.lds | ||
| u-boot.lds | ||