mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-06-09 23:36:03 +09:00
1d6c54ecb3
Xilinx ZynqMP also contains dual Cortex R5 which can run U-Boot. This patch is adding minimal support to get U-Boot boot. U-Boot on R5 runs out of DDR with default configuration that's why DDR needs to be partitioned if there is something else running on arm64. Console is done via Cadence uart driver and the first Cadence Triple Timer Counter is used for time. This configuration with uart1 was tested on zcu100-revC. U-Boot 2018.05-rc2-00021-gd058a08d907d (Apr 18 2018 - 14:11:27 +0200) Model: Xilinx ZynqMP R5 DRAM: 512 MiB WARNING: Caches not enabled MMC: In: serial@ff010000 Out: serial@ff010000 Err: serial@ff010000 Net: Net Initialization Skipped No ethernet found. ZynqMP r5> There are two ways how to run this on ZynqMP. 1. Run from ZynqMP arm64 tftpb 20000000 u-boot-r5.elf setenv autostart no && bootelf -p 20000000 cpu 4 disable && cpu 4 release 10000000 lockstep or cpu 4 disable && cpu 4 release 10000000 split 2. Load via jtag when directly to R5 Signed-off-by: Michal Simek <michal.simek@xilinx.com>
52 lines
1.3 KiB
C
52 lines
1.3 KiB
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/*
|
|
* (C) Copyright 2018 Xilinx, Inc. (Michal Simek)
|
|
*/
|
|
|
|
#ifndef __CONFIG_ZYNQMP_R5_H
|
|
#define __CONFIG_ZYNQMP_R5_H
|
|
|
|
#define CONFIG_EXTRA_ENV_SETTINGS
|
|
|
|
/* CPU clock */
|
|
#define CONFIG_CPU_FREQ_HZ 500000000
|
|
|
|
/* Serial drivers */
|
|
/* The following table includes the supported baudrates */
|
|
#define CONFIG_SYS_BAUDRATE_TABLE \
|
|
{300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200, 230400}
|
|
|
|
# define CONFIG_ENV_SIZE (128 << 10)
|
|
|
|
/* Allow to overwrite serial and ethaddr */
|
|
#define CONFIG_ENV_OVERWRITE
|
|
|
|
/* Boot configuration */
|
|
#define CONFIG_SYS_LOAD_ADDR 0 /* default? */
|
|
|
|
#define CONFIG_SYS_MAXARGS 32 /* max number of command args */
|
|
|
|
#define CONFIG_NR_DRAM_BANKS 1
|
|
|
|
#define CONFIG_SYS_MALLOC_LEN 0x1400000
|
|
|
|
#define CONFIG_SYS_INIT_RAM_ADDR 0xFFFF0000
|
|
#define CONFIG_SYS_INIT_RAM_SIZE 0x1000
|
|
#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INIT_RAM_ADDR + \
|
|
CONFIG_SYS_INIT_RAM_SIZE - \
|
|
GENERATED_GBL_DATA_SIZE)
|
|
|
|
/* Extend size of kernel image for uncompression */
|
|
#define CONFIG_SYS_BOOTM_LEN (60 * 1024 * 1024)
|
|
|
|
#define CONFIG_SYS_UBOOT_START CONFIG_SYS_TEXT_BASE
|
|
|
|
#define CONFIG_SKIP_LOWLEVEL_INIT
|
|
|
|
/* 0x0 - 0x40 is used for placing exception vectors */
|
|
#define CONFIG_SYS_MEMTEST_START 0x40
|
|
#define CONFIG_SYS_MEMTEST_END 0x100
|
|
#define CONFIG_SYS_MEMTEST_SCRATCH 0
|
|
|
|
#endif /* __CONFIG_ZYNQ_ZYNQMP_R5_H */
|