mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-06-09 23:36:03 +09:00
b7c1e67a70
Use this UART to improve the compatibility of U-Boot when used as a coreboot payload. Signed-off-by: Simon Glass <sjg@chromium.org> Reviewed-by: Bin Meng <bmeng.cn@gmail.com>
51 lines
755 B
Plaintext
51 lines
755 B
Plaintext
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* Copyright (C) 2018, Bin Meng <bmeng.cn@gmail.com>
|
|
*
|
|
* Generic coreboot payload device tree for x86 targets
|
|
*/
|
|
|
|
/dts-v1/;
|
|
|
|
/include/ "skeleton.dtsi"
|
|
/include/ "keyboard.dtsi"
|
|
/include/ "pcspkr.dtsi"
|
|
/include/ "reset.dtsi"
|
|
/include/ "rtc.dtsi"
|
|
/include/ "tsc_timer.dtsi"
|
|
|
|
/ {
|
|
model = "coreboot x86 payload";
|
|
compatible = "coreboot,x86-payload";
|
|
|
|
aliases {
|
|
serial0 = &serial;
|
|
};
|
|
|
|
config {
|
|
silent_console = <0>;
|
|
};
|
|
|
|
chosen {
|
|
stdout-path = "/serial";
|
|
};
|
|
|
|
tsc-timer {
|
|
clock-frequency = <1000000000>;
|
|
};
|
|
|
|
pci {
|
|
compatible = "pci-x86";
|
|
u-boot,dm-pre-reloc;
|
|
};
|
|
|
|
serial: serial {
|
|
u-boot,dm-pre-reloc;
|
|
compatible = "coreboot-serial";
|
|
};
|
|
|
|
coreboot-fb {
|
|
compatible = "coreboot-fb";
|
|
};
|
|
};
|