mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-09-19 03:03:22 +09:00
df16881cea
Erratum NO. FE-9144572: The device SPI interface supports frequencies of up to 50 MHz. However, due to this erratum, when the device core clock is 250 MHz and the SPI interfaces is configured for 50MHz SPI clock and CPOL=CPHA=1 there might occur data corruption on reads from the SPI device. Implement the workaround by setting the TMISO_SAMPLE value to 0x2 in the timing1 register. Signed-off-by: Chris Packham <judge.packham@gmail.com> Reviewed-by: Stefan Roese <sr@denx.de> Reviewed-by: Jagan Teki <jagan@openedev.com>
73 lines
2.2 KiB
C
73 lines
2.2 KiB
C
/*
|
|
* (C) Copyright 2009
|
|
* Marvell Semiconductor <www.marvell.com>
|
|
* Written-by: Prafulla Wadaskar <prafulla@marvell.com>
|
|
*
|
|
* Derived from drivers/spi/mpc8xxx_spi.c
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#ifndef __KW_SPI_H__
|
|
#define __KW_SPI_H__
|
|
|
|
/* SPI Registers on kirkwood SOC */
|
|
struct kwspi_registers {
|
|
u32 ctrl; /* 0x10600 */
|
|
u32 cfg; /* 0x10604 */
|
|
u32 dout; /* 0x10608 */
|
|
u32 din; /* 0x1060c */
|
|
u32 irq_cause; /* 0x10610 */
|
|
u32 irq_mask; /* 0x10614 */
|
|
u32 timing1; /* 0x10618 */
|
|
u32 timing2; /* 0x1061c */
|
|
u32 dw_cfg; /* 0x10620 - Direct Write Configuration */
|
|
};
|
|
|
|
/* They are used to define CONFIG_SYS_KW_SPI_MPP
|
|
* each of the below #defines selects which mpp is
|
|
* configured for each SPI signal in spi_claim_bus
|
|
* bit 0: selects pin for MOSI (MPP1 if 0, MPP6 if 1)
|
|
* bit 1: selects pin for SCK (MPP2 if 0, MPP10 if 1)
|
|
* bit 2: selects pin for MISO (MPP3 if 0, MPP11 if 1)
|
|
*/
|
|
#define MOSI_MPP6 (1 << 0)
|
|
#define SCK_MPP10 (1 << 1)
|
|
#define MISO_MPP11 (1 << 2)
|
|
|
|
/* Control Register */
|
|
#define KWSPI_CSN_ACT (1 << 0) /* Activates serial memory interface */
|
|
#define KWSPI_SMEMRDY (1 << 1) /* SerMem Data xfer ready */
|
|
#define KWSPI_CS_SHIFT 2 /* chip select shift */
|
|
#define KWSPI_CS_MASK 0x7 /* chip select mask */
|
|
|
|
/* Configuration Register */
|
|
#define KWSPI_CLKPRESCL_MASK 0x1f
|
|
#define KWSPI_CLKPRESCL_MIN 0x12
|
|
#define KWSPI_XFERLEN_1BYTE 0
|
|
#define KWSPI_XFERLEN_2BYTE (1 << 5)
|
|
#define KWSPI_XFERLEN_MASK (1 << 5)
|
|
#define KWSPI_ADRLEN_1BYTE 0
|
|
#define KWSPI_ADRLEN_2BYTE (1 << 8)
|
|
#define KWSPI_ADRLEN_3BYTE (2 << 8)
|
|
#define KWSPI_ADRLEN_4BYTE (3 << 8)
|
|
#define KWSPI_ADRLEN_MASK (3 << 8)
|
|
#define KWSPI_CPOL (1 << 11)
|
|
#define KWSPI_CPHA (1 << 12)
|
|
#define KWSPI_TXLSBF (1 << 13)
|
|
#define KWSPI_RXLSBF (1 << 14)
|
|
|
|
/* Timing Parameters 1 Register */
|
|
#define KW_SPI_TMISO_SAMPLE_OFFSET 6
|
|
#define KW_SPI_TMISO_SAMPLE_MASK (0x3 << KW_SPI_TMISO_SAMPLE_OFFSET)
|
|
#define KW_SPI_TMISO_SAMPLE_1 (1 << KW_SPI_TMISO_SAMPLE_OFFSET)
|
|
#define KW_SPI_TMISO_SAMPLE_2 (2 << KW_SPI_TMISO_SAMPLE_OFFSET)
|
|
|
|
#define KWSPI_IRQUNMASK 1 /* unmask SPI interrupt */
|
|
#define KWSPI_IRQMASK 0 /* mask SPI interrupt */
|
|
#define KWSPI_SMEMRDIRQ 1 /* SerMem data xfer ready irq */
|
|
|
|
#define KWSPI_TIMEOUT 10000
|
|
|
|
#endif /* __KW_SPI_H__ */
|