mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-18 16:08:53 +09:00
![Sumit Garg](/assets/img/avatar_default.png)
For mpc85xx SoCs, the core begins execution from address 0xFFFFFFFC.
In non-secure boot scenario from NAND, this address will map to CPC
configured as SRAM. But in case of secure boot, this default address
always maps to IBR (Internal Boot ROM).
The IBR code requires that the bootloader(U-boot) must lie in 0 to 3.5G
address space i.e. 0x0 - 0xDFFFFFFF.
For secure boot target from NAND, the text base for SPL is kept same as
non-secure boot target i.e. 0xFFFx_xxxx but the SPL U-boot binary will
be copied to CPC configured as SRAM with address in 0-3.5G(0xBFFC_0000)
As a the virtual and physical address of CPC would be different. The
virtual address 0xFFFx_xxxx needs to be mapped to physical address
0xBFFx_xxxx.
Create a new PBI file to configure CPC as SRAM with address 0xBFFC0000
and update DCFG SCRTACH1 register with location of Header required for
secure boot.
The changes are similar to
commit 467a40dfe3
powerpc/mpc85xx: SECURE BOOT- NAND secure boot target for P3041
While P3041 has a 1MB CPC and does not require SPL. On T104x, CPC
is only 256K and thus SPL framework is used.
The changes are only applicable for SPL U-Boot running out of CPC SRAM
and not the next level U-Boot loaded on DDR.
Reviewed-by: Ruchika Gupta <ruchika.gupta@nxp.com>
Reviewed-by: Simon Glass <sjg@chromium.org>
Signed-off-by: Aneesh Bansal <aneesh.bansal@nxp.com>
Signed-off-by: Sumit Garg <sumit.garg@nxp.com>
Reviewed-by: York Sun <york.sun@nxp.com>
39 lines
820 B
INI
39 lines
820 B
INI
#PBI commands
|
|
#Software Workaround for errata A-007662 to train PCIe2 controller in Gen2 speed
|
|
09250100 00000400
|
|
09250108 00002000
|
|
#Software Workaround for errata A-008007 to reset PVR register
|
|
09000010 0000000b
|
|
09000014 c0000000
|
|
09000018 81d00017
|
|
89020400 a1000000
|
|
091380c0 000f0000
|
|
89020400 00000000
|
|
#Initialize CPC1
|
|
09010000 00200400
|
|
09138000 00000000
|
|
091380c0 00000100
|
|
#Configure CPC1 as 256KB SRAM
|
|
09010100 00000000
|
|
09010104 bffc0007
|
|
09010f00 081e000d
|
|
09010000 80000000
|
|
#Configure LAW for CPC1
|
|
09000cd0 00000000
|
|
09000cd4 bffc0000
|
|
09000cd8 81000011
|
|
#Configure alternate space
|
|
09000010 00000000
|
|
09000014 bf000000
|
|
09000018 81000000
|
|
#Configure SPI controller
|
|
09110000 80000403
|
|
09110020 2d170008
|
|
09110024 00100008
|
|
09110028 00100008
|
|
0911002c 00100008
|
|
#Flush PBL data
|
|
091380c0 000FFFFF
|
|
090e0200 bffd0000
|
|
091380c0 000FFFFF
|