mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-11 05:36:17 +09:00
236f17ce14
This patch adds the dtsi/dts files needed to support the Marvell Octeon TX2 CN9130 CRB. This is only the base port with not all interfaces supported fully. Signed-off-by: Konstantin Porotchkin <kostap@marvell.com> Signed-off-by: Stefan Roese <sr@denx.de>
58 lines
837 B
Plaintext
58 lines
837 B
Plaintext
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* Copyright (C) 2019 Marvell International Ltd.
|
|
*/
|
|
|
|
#include "cn9130-crb.dtsi"
|
|
|
|
/ {
|
|
model = "CN9130-CRB-A";
|
|
compatible = "marvell,cn9130-crb-A",
|
|
"marvell,cn9130",
|
|
"marvell,armada-ap806-quad",
|
|
"marvell,armada-ap806";
|
|
};
|
|
|
|
&cp0_comphy {
|
|
phy0 {
|
|
phy-type = <PHY_TYPE_PEX0>;
|
|
};
|
|
|
|
phy1 {
|
|
phy-type = <PHY_TYPE_PEX0>;
|
|
};
|
|
|
|
phy2 {
|
|
phy-type = <PHY_TYPE_PEX0>;
|
|
};
|
|
|
|
phy3 {
|
|
phy-type = <PHY_TYPE_PEX0>;
|
|
};
|
|
|
|
phy4 {
|
|
phy-type = <PHY_TYPE_SFI>;
|
|
phy-speed = <PHY_SPEED_10_3125G>;
|
|
};
|
|
|
|
phy5 {
|
|
phy-type = <PHY_TYPE_SGMII2>;
|
|
phy-speed = <PHY_SPEED_3_125G>;
|
|
};
|
|
};
|
|
|
|
&cp0_pcie0 {
|
|
num-lanes = <4>;
|
|
/* non-prefetchable memory */
|
|
ranges =<0x82000000 0 0xc0000000 0 0xc0000000 0 0x2000000>;
|
|
status = "disabled";
|
|
};
|
|
|
|
&cp0_usb3_0 {
|
|
status = "okay";
|
|
};
|
|
|
|
&cp0_usb3_1 {
|
|
status = "okay";
|
|
};
|