mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-06-09 23:36:03 +09:00
1bd57ff540
Enable the DWAPB GPIO driver for SoCFPGA Cyclone V and Arria V. Signed-off-by: Marek Vasut <marex@denx.de> Cc: Simon Glass <sjg@chromium.org> Cc: Dinh Nguyen <dinguyen@opensource.altera.com>
27 lines
631 B
Plaintext
27 lines
631 B
Plaintext
CONFIG_ARM=y
|
|
CONFIG_ARCH_SOCFPGA=y
|
|
CONFIG_TARGET_SOCFPGA_CYCLONE5=y
|
|
CONFIG_TARGET_SOCFPGA_CYCLONE5_SOCDK=y
|
|
CONFIG_DEFAULT_DEVICE_TREE="socfpga_cyclone5_socrates"
|
|
CONFIG_SPL=y
|
|
# CONFIG_CMD_IMLS is not set
|
|
# CONFIG_CMD_FLASH is not set
|
|
CONFIG_OF_CONTROL=y
|
|
CONFIG_SPL_OF_CONTROL=y
|
|
CONFIG_SPI_FLASH=y
|
|
CONFIG_DM_ETH=y
|
|
CONFIG_NETDEVICES=y
|
|
CONFIG_ETH_DESIGNWARE=y
|
|
CONFIG_DM_GPIO=y
|
|
CONFIG_DWAPB_GPIO=y
|
|
CONFIG_SPL_DM=y
|
|
CONFIG_SPL_MMC_SUPPORT=y
|
|
CONFIG_DM_SEQ_ALIAS=y
|
|
CONFIG_SPL_SIMPLE_BUS=y
|
|
CONFIG_DM_SPI=y
|
|
CONFIG_DM_SPI_FLASH=y
|
|
CONFIG_SPL_SPI_SUPPORT=y
|
|
CONFIG_SPL_STACK_R=y
|
|
CONFIG_SPL_STACK_R_ADDR=0x00800000
|
|
CONFIG_SYS_MALLOC_F_LEN=0x2000
|