brain-hackers_pepepper-mirror/u-boot-brain
1
0
Fork 0
mirror of https://github.com/brain-hackers/u-boot-brain synced 2024-08-11 20:53:44 +09:00
Code Issues Projects Releases Wiki Activity
1bbb556a6a
u-boot-brain/arch/arm/cpu
History
Nishanth Menon 1bbb556a6a ARM: DRA7/ OMAP5: implement Auxiliary Control Register configuration 
Implement logic for ACR(Auxiliary Control Register) configuration using
ROM Code smc service.

Suggested-by: Richard Woodruff <r-woodruff2@ti.com>
Suggested-by: Brad Griffis <bgriffis@ti.com>
Reviewed-by: Brad Griffis <bgriffis@ti.com>
Signed-off-by: Nishanth Menon <nm@ti.com>
2015-08-12 20:47:50 -04:00
..
arm11 ARM: cache: implement a default weak flush_cache() function 2015-08-12 20:47:48 -04:00
arm720t ARM: ARM720t: remove empty asm/arch/hardware.h 2015-04-23 08:52:27 -04:00
arm920t ARM: move -march=* and -mtune= options to arch/arm/Makefile 2015-03-27 16:55:22 +01:00
arm926ejs ARM: cache: implement a default weak flush_cache() function 2015-08-12 20:47:48 -04:00
arm946es ARM: integrator: abolish CONFIG_INTEGRATOR 2015-04-23 08:52:27 -04:00
arm1136 arm1136/arm1176: Merge cache handling code 2015-08-12 20:47:41 -04:00
arm1176 arm1136/arm1176: Merge cache handling code 2015-08-12 20:47:41 -04:00
armv7 ARM: DRA7/ OMAP5: implement Auxiliary Control Register configuration 2015-08-12 20:47:50 -04:00
armv7m stm32f4: add cpu clock option for 180 MHz 2015-07-27 15:02:14 -04:00
armv8 ARM: cache: implement a default weak flush_cache() function 2015-08-12 20:47:48 -04:00
pxa ARM: move -march=* and -mtune= options to arch/arm/Makefile 2015-03-27 16:55:22 +01:00
sa1100 ARM: move -march=* and -mtune= options to arch/arm/Makefile 2015-03-27 16:55:22 +01:00
Makefile ARM: tegra: collect SoC sources into mach-tegra 2015-02-21 08:23:51 -05:00
u-boot-spl.lds dm: arm: Put driver model I2C drivers before legacy ones 2015-07-21 17:39:21 -06:00
u-boot.lds ARM: Clean up CONFIG_ARMV7_NONSEC/VIRT/PSCI conditions 2015-05-13 09:24:13 -07:00