mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-15 15:46:16 +09:00
c79fd50382
Added a default RCW(1_28_6_12) and PBI configure file for T4240, so it can use PBL tool to produce the ramboot image. Signed-off-by: Shaohui Xie <Shaohui.Xie@freescale.com> Signed-off-by: Andy Fleming <afleming@freescale.com>
37 lines
671 B
INI
37 lines
671 B
INI
#PBI commands
|
|
#Initialize CPC1
|
|
09010000 00200400
|
|
09138000 00000000
|
|
091380c0 00000100
|
|
#512KB SRAM
|
|
09010100 00000000
|
|
09010104 fff80009
|
|
09010f00 08000000
|
|
#enable CPC1
|
|
09010000 80000000
|
|
#Configure LAW for CPC1
|
|
09000d00 00000000
|
|
09000d04 fff80000
|
|
09000d08 81000012
|
|
#workaround for IFC bus speed
|
|
091241c0 f03f3f3f
|
|
091241c4 ff003f3f
|
|
09124010 00000101
|
|
09124130 0000000c
|
|
#workaround for SERDES A-006031
|
|
090ea000 064740e6
|
|
090ea020 064740e6
|
|
090eb000 064740e6
|
|
090eb020 064740e6
|
|
090ec000 064740e6
|
|
090ec020 064740e6
|
|
090ed000 064740e6
|
|
090ed020 064740e6
|
|
#Configure alternate space
|
|
09000010 00000000
|
|
09000014 ff000000
|
|
09000018 81000000
|
|
#Flush PBL data
|
|
09138000 00000000
|
|
091380c0 00000000
|