mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-20 08:58:52 +09:00
![Michal Simek](/assets/img/avatar_default.png)
Use i2c cadence DM driver for all zynqmp targets except ZCU102 because I2C muxes and PCA953x are not supported in the tree yet. Signed-off-by: Michal Simek <michal.simek@xilinx.com> Reviewed-by: Heiko Schocher <hs@denx.de>
35 lines
878 B
C
35 lines
878 B
C
/*
|
|
* Configuration for Xilinx ZynqMP emulation platforms
|
|
*
|
|
* (C) Copyright 2014 - 2015 Xilinx, Inc.
|
|
* Michal Simek <michal.simek@xilinx.com>
|
|
* Siva Durga Prasad Paladugu <sivadur@xilinx.com>
|
|
*
|
|
* Based on Configuration for Versatile Express
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#ifndef __CONFIG_ZYNQMP_EP_H
|
|
#define __CONFIG_ZYNQMP_EP_H
|
|
|
|
#define CONFIG_ZYNQ_SDHCI_MAX_FREQ 52000000
|
|
#define CONFIG_ZYNQ_SDHCI_MIN_FREQ (CONFIG_ZYNQ_SDHCI_MAX_FREQ << 9)
|
|
#define CONFIG_ZYNQ_EEPROM
|
|
#define CONFIG_AHCI
|
|
#define CONFIG_ZYNQMP_XHCI_LIST {ZYNQMP_USB0_XHCI_BASEADDR, \
|
|
ZYNQMP_USB1_XHCI_BASEADDR}
|
|
|
|
#define COUNTER_FREQUENCY 4000000
|
|
|
|
#define CONFIG_KERNEL_FDT_OFST_SIZE \
|
|
"kernel_offset=0x400000\0" \
|
|
"fdt_offset=0x2400000\0" \
|
|
"kernel_size=0x2000000\0" \
|
|
"fdt_size=0x80000\0" \
|
|
"board=ep108\0"
|
|
|
|
#include <configs/xilinx_zynqmp.h>
|
|
|
|
#endif /* __CONFIG_ZYNQMP_EP_H */
|