mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-06-09 23:36:03 +09:00
47cc45a91c
rev1.1 has different DDR sodimm module that's why it requires different DDR configuration. Signed-off-by: Michal Simek <michal.simek@xilinx.com>
16 lines
337 B
Plaintext
16 lines
337 B
Plaintext
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* dts file for Xilinx ZynqMP ZCU102 Rev1.1
|
|
*
|
|
* (C) Copyright 2016 - 2020, Xilinx, Inc.
|
|
*
|
|
* Michal Simek <michal.simek@xilinx.com>
|
|
*/
|
|
|
|
#include "zynqmp-zcu102-rev1.0.dts"
|
|
|
|
/ {
|
|
model = "ZynqMP ZCU102 Rev1.1";
|
|
compatible = "xlnx,zynqmp-zcu102-rev1.1", "xlnx,zynqmp-zcu102", "xlnx,zynqmp";
|
|
};
|