mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-06-09 23:36:03 +09:00
ac80ac09c8
Avnet UltraZed-EV Starter Kit is composed by the UltraZed-EV SoM and the
only publicly-available compatible carrier card. The SoM is based on the EV
version of the Xilinx ZynqMP SoC+FPGA.
The psu_init_gpl.c file has been generated from the board definition files
at [0] using Vivado 2018.3 and then minimized by
tools/zynqmp_psu_init_minimize.sh. Manually removed serdes init code since
it is not mentioned in device tree and fixed a checkpatch error.
[0] 3686c9ff7d/ultrazed_7ev_cc/1.1
Signed-off-by: Luca Ceresoli <luca@lucaceresoli.net>
Signed-off-by: Michal Simek <michal.simek@xilinx.com>
60 lines
1.0 KiB
Plaintext
60 lines
1.0 KiB
Plaintext
// SPDX-License-Identifier: GPL-2.0+ OR X11
|
|
|
|
/*
|
|
* UltraZed-EV Carrier Card v1 (based on the UltraZed-EV SoM)
|
|
* http://ultrazed.org/product/ultrazed-ev-carrier-card
|
|
*/
|
|
|
|
/dts-v1/;
|
|
|
|
#include "avnet-ultrazedev-som-v1.0.dtsi"
|
|
|
|
/ {
|
|
model = "Avnet UltraZed EV Carrier Card v1.0";
|
|
compatible = "avnet,ultrazedev-cc-v1.0-ultrazedev-som-v1.0",
|
|
"xlnx,zynqmp";
|
|
chosen {
|
|
stdout-path = "serial0:115200n8";
|
|
xlnx,eeprom = &eeprom;
|
|
};
|
|
aliases {
|
|
ethernet0 = &gem3;
|
|
serial0 = &uart0;
|
|
};
|
|
};
|
|
|
|
&uart0 {
|
|
device_type = "serial";
|
|
status = "okay";
|
|
};
|
|
|
|
&i2c_cc {
|
|
/* Microchip 24AA025E48T-I/OT: 2K I2C Serial EEPROM with EUI-48 */
|
|
eeprom: eeprom@51 {
|
|
compatible = "atmel,24c02";
|
|
reg = <0x51>;
|
|
};
|
|
|
|
/* IDT Versa Clock 5P49V5935B */
|
|
vc5: clock-generator@6a {
|
|
compatible = "idt,5p49v5935";
|
|
reg = <0x6a>;
|
|
#clock-cells = <1>;
|
|
};
|
|
};
|
|
|
|
/* Ethernet RJ-45 */
|
|
&gem3 {
|
|
status = "okay";
|
|
};
|
|
|
|
/* microSD card slot */
|
|
&sdhci1 {
|
|
status = "okay";
|
|
xlnx,mio_bank = <1>;
|
|
clock-frequency = <199998000>;
|
|
max-frequency = <50000000>;
|
|
no-1-8-v;
|
|
disable-wp;
|
|
};
|