mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-06-09 23:36:03 +09:00
9850d4e52f
AM43xx-IDK boards contain the CDCE913 clock synthesizer, and their reset crystal capacitance load value of 10pF is wrong leading into lost packets in certain networking tests. Add DT data for this device, and probe it from the board file to program the crystal capacitance load value to 0pF to avoid any problems. Signed-off-by: Tero Kristo <t-kristo@ti.com>
39 lines
524 B
Plaintext
39 lines
524 B
Plaintext
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* Copyright (C) 2018 Texas Instruments Incorporated - http://www.ti.com/
|
|
*/
|
|
|
|
#include "am4372-u-boot.dtsi"
|
|
|
|
/{
|
|
ocp {
|
|
u-boot,dm-spl;
|
|
};
|
|
|
|
xtal25mhz: xtal25mhz {
|
|
compatible = "fixed-clock";
|
|
#clock-cells = <0>;
|
|
clock-frequency = <25000000>;
|
|
};
|
|
};
|
|
|
|
&uart0 {
|
|
u-boot,dm-spl;
|
|
};
|
|
|
|
&i2c0 {
|
|
u-boot,dm-spl;
|
|
|
|
cdce913: cdce913@65 {
|
|
compatible = "ti,cdce913";
|
|
reg = <0x65>;
|
|
clocks = <&xtal25mhz>;
|
|
#clock-cells = <1>;
|
|
xtal-load-pf = <0>;
|
|
};
|
|
};
|
|
|
|
&mmc1 {
|
|
u-boot,dm-spl;
|
|
};
|