mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-16 23:18:51 +09:00
![]() We need to make sure the data written to the nand flash controller makes it there before we start polling its status register. Otherwise, we may get stale data and return before the controller is actually ready. Signed-off-by: Graf Yang <graf.yang@analog.com> Signed-off-by: Mike Frysinger <vapier@gentoo.org> Acked-by: Scott Wood <scottwood@freescale.com> |
||
---|---|---|
.. | ||
nand | ||
nand_legacy | ||
onenand | ||
spi | ||
ubi | ||
at45.c | ||
cfi_flash.c | ||
cfi_mtd.c | ||
dataflash.c | ||
jedec_flash.c | ||
Makefile | ||
mtdcore.c | ||
mtdpart.c | ||
mw_eeprom.c |