mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-21 09:28:55 +09:00
f0633533d5
The eMMC on sLD3 is assigned with dedicated pins (only multiplexed with GPIO), so it shouldn't hurt to enable eMMC on SPL all the time. Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com>
96 lines
1.2 KiB
Plaintext
96 lines
1.2 KiB
Plaintext
/*
|
|
* Device Tree Source for UniPhier PH1-sLD3 Reference Board
|
|
*
|
|
* Copyright (C) 2014-2015 Masahiro Yamada <yamada.masahiro@socionext.com>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+ X11
|
|
*/
|
|
|
|
/dts-v1/;
|
|
/include/ "uniphier-ph1-sld3.dtsi"
|
|
/include/ "uniphier-ref-daughter.dtsi"
|
|
/include/ "uniphier-support-card.dtsi"
|
|
|
|
/ {
|
|
model = "UniPhier PH1-sLD3 Reference Board";
|
|
compatible = "socionext,ph1-sld3-ref", "socionext,ph1-sld3";
|
|
|
|
memory {
|
|
device_type = "memory";
|
|
reg = <0x80000000 0x20000000
|
|
0xc0000000 0x20000000>;
|
|
};
|
|
|
|
chosen {
|
|
stdout-path = "serial0:115200n8";
|
|
};
|
|
|
|
aliases {
|
|
serial0 = &serial0;
|
|
serial1 = &serial1;
|
|
serial2 = &serial2;
|
|
i2c0 = &i2c0;
|
|
i2c1 = &i2c1;
|
|
i2c2 = &i2c2;
|
|
i2c3 = &i2c3;
|
|
i2c4 = &i2c4;
|
|
};
|
|
};
|
|
|
|
ðsc {
|
|
interrupts = <0 49 4>;
|
|
};
|
|
|
|
&serial0 {
|
|
status = "okay";
|
|
};
|
|
|
|
&serial1 {
|
|
status = "okay";
|
|
};
|
|
|
|
&serial2 {
|
|
status = "okay";
|
|
};
|
|
|
|
&i2c0 {
|
|
status = "okay";
|
|
};
|
|
|
|
&emmc {
|
|
status = "okay";
|
|
};
|
|
|
|
&sd {
|
|
status = "okay";
|
|
};
|
|
|
|
&usb0 {
|
|
status = "okay";
|
|
};
|
|
|
|
&usb1 {
|
|
status = "okay";
|
|
};
|
|
|
|
&usb2 {
|
|
status = "okay";
|
|
};
|
|
|
|
&usb3 {
|
|
status = "okay";
|
|
};
|
|
|
|
/* for U-Boot only */
|
|
&serial0 {
|
|
u-boot,dm-pre-reloc;
|
|
};
|
|
|
|
&mio {
|
|
u-boot,dm-pre-reloc;
|
|
};
|
|
|
|
&emmc {
|
|
u-boot,dm-pre-reloc;
|
|
};
|