Stephen Warren 16bb08d19a ARM: tegra: implement WAR for Tegra114 CPU reset vector ... A Tegra114 HW bug prevents the main CPU vector from being modified under certain circumstances. Tegra114 A01P and later with a patched boot ROM set the CPU reset vector to 0x4003fffc (end of IRAM). This allows placing an arbitrary jump instruction at that location, in order to redirect to the desired reset vector location. Modify Tegra114's start_cpu() to make use of this feature. This allows CPUs with the patched boot ROM to boot. Based-on-work-by: Jimmy Zhang <jimmzhang@nvidia.com>. Signed-off-by: Stephen Warren <swarren@nvidia.com> Signed-off-by: Tom Warren <twarren@nvidia.com>		2013-03-14 11:06:43 -07:00
..
arm	ARM: tegra: implement WAR for Tegra114 CPU reset vector	2013-03-14 11:06:43 -07:00
avr32	Refactor linker-generated arrays	2013-03-12 23:28:40 +01:00
blackfin	Refactor linker-generated arrays	2013-03-12 23:28:40 +01:00
m68k	malloc: make malloc_bin_reloc static	2013-02-19 17:01:26 -05:00
microblaze	Refactor linker-generated arrays	2013-03-12 23:28:40 +01:00
mips	Refactor linker-generated arrays	2013-03-12 23:28:40 +01:00
nds32	Refactor linker-generated arrays	2013-03-12 23:28:40 +01:00
nios2	Refactor linker-generated arrays	2013-03-12 23:28:40 +01:00
openrisc	openrisc: Use generic global_data	2013-02-04 09:05:46 -05:00
powerpc	Refactor linker-generated arrays	2013-03-12 23:28:40 +01:00
sandbox	Refactor linker-generated arrays	2013-03-12 23:28:40 +01:00
sh	Refactor linker-generated arrays	2013-03-12 23:28:40 +01:00
sparc	malloc: make malloc_bin_reloc static	2013-02-19 17:01:26 -05:00
x86	Refactor linker-generated arrays	2013-03-12 23:28:40 +01:00
.gitignore	update include/asm/ gitignore after move	2010-05-07 00:17:30 +02:00