mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-09 20:56:16 +09:00
5d5716eebc
The driver is actually for the Designware DWC2 controller. This patch renames the global s3c_udc.h header to dwc2_udc.h. The rename is done automatically: $ sed -i "s/s3c_udc\.h/dwc2_udc.h/g" \ `git grep "s3c_udc\.h" | cut -d : -f 1` Signed-off-by: Marek Vasut <marex@denx.de>
99 lines
2.2 KiB
C
99 lines
2.2 KiB
C
/*
|
|
* Designware DWC2 on-chip full/high speed USB device controllers
|
|
* Copyright (C) 2005 for Samsung Electronics
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#ifndef __DWC2_UDC_OTG_PRIV__
|
|
#define __DWC2_UDC_OTG_PRIV__
|
|
|
|
#include <asm/errno.h>
|
|
#include <linux/sizes.h>
|
|
#include <linux/usb/ch9.h>
|
|
#include <linux/usb/gadget.h>
|
|
#include <linux/list.h>
|
|
#include <usb/lin_gadget_compat.h>
|
|
#include <usb/dwc2_udc.h>
|
|
|
|
/*-------------------------------------------------------------------------*/
|
|
/* DMA bounce buffer size, 16K is enough even for mass storage */
|
|
#define DMA_BUFFER_SIZE (16*SZ_1K)
|
|
|
|
#define EP0_FIFO_SIZE 64
|
|
#define EP_FIFO_SIZE 512
|
|
#define EP_FIFO_SIZE2 1024
|
|
/* ep0-control, ep1in-bulk, ep2out-bulk, ep3in-int */
|
|
#define DWC2_MAX_ENDPOINTS 4
|
|
#define DWC2_MAX_HW_ENDPOINTS 16
|
|
|
|
#define WAIT_FOR_SETUP 0
|
|
#define DATA_STATE_XMIT 1
|
|
#define DATA_STATE_NEED_ZLP 2
|
|
#define WAIT_FOR_OUT_STATUS 3
|
|
#define DATA_STATE_RECV 4
|
|
#define WAIT_FOR_COMPLETE 5
|
|
#define WAIT_FOR_OUT_COMPLETE 6
|
|
#define WAIT_FOR_IN_COMPLETE 7
|
|
#define WAIT_FOR_NULL_COMPLETE 8
|
|
|
|
#define TEST_J_SEL 0x1
|
|
#define TEST_K_SEL 0x2
|
|
#define TEST_SE0_NAK_SEL 0x3
|
|
#define TEST_PACKET_SEL 0x4
|
|
#define TEST_FORCE_ENABLE_SEL 0x5
|
|
|
|
/* ************************************************************************* */
|
|
/* IO
|
|
*/
|
|
|
|
enum ep_type {
|
|
ep_control, ep_bulk_in, ep_bulk_out, ep_interrupt
|
|
};
|
|
|
|
struct dwc2_ep {
|
|
struct usb_ep ep;
|
|
struct dwc2_udc *dev;
|
|
|
|
const struct usb_endpoint_descriptor *desc;
|
|
struct list_head queue;
|
|
unsigned long pio_irqs;
|
|
int len;
|
|
void *dma_buf;
|
|
|
|
u8 stopped;
|
|
u8 bEndpointAddress;
|
|
u8 bmAttributes;
|
|
|
|
enum ep_type ep_type;
|
|
int fifo_num;
|
|
};
|
|
|
|
struct dwc2_request {
|
|
struct usb_request req;
|
|
struct list_head queue;
|
|
};
|
|
|
|
struct dwc2_udc {
|
|
struct usb_gadget gadget;
|
|
struct usb_gadget_driver *driver;
|
|
|
|
struct dwc2_plat_otg_data *pdata;
|
|
|
|
int ep0state;
|
|
struct dwc2_ep ep[DWC2_MAX_ENDPOINTS];
|
|
|
|
unsigned char usb_address;
|
|
|
|
unsigned req_pending:1, req_std:1;
|
|
};
|
|
|
|
#define ep_is_in(EP) (((EP)->bEndpointAddress&USB_DIR_IN) == USB_DIR_IN)
|
|
#define ep_index(EP) ((EP)->bEndpointAddress&0xF)
|
|
#define ep_maxpacket(EP) ((EP)->ep.maxpacket)
|
|
|
|
void otg_phy_init(struct dwc2_udc *dev);
|
|
void otg_phy_off(struct dwc2_udc *dev);
|
|
|
|
#endif /* __DWC2_UDC_OTG_PRIV__ */
|