mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-06-09 23:36:03 +09:00
c2ccc9e5cb
Add Cadence PCIe endpoint driver supporting configuration of header, bars and MSI for device. Signed-off-by: Ramon Fried <ramon.fried@gmail.com> Reviewed-by: Simon Glass <sjg@chromium.org>
19 lines
551 B
Plaintext
19 lines
551 B
Plaintext
* Cadence PCIe endpoint controller
|
|
|
|
Required properties:
|
|
- compatible: Should contain "cdns,cdns-pcie-ep" to identify the IP used.
|
|
- reg: Should contain the controller register base address.
|
|
|
|
Optional properties:
|
|
- max-functions: Maximum number of functions that can be configured (default 1).
|
|
- cdns,max-outbound-regions: Set to maximum number of outbound regions (default 8)
|
|
|
|
Example:
|
|
|
|
pcie_ep@fc000000 {
|
|
compatible = "cdns,cdns-pcie-ep";
|
|
reg = <0x0 0xfc000000 0x0 0x01000000>;
|
|
cdns,max-outbound-regions = <16>;
|
|
max-functions = /bits/ 8 <8>;
|
|
};
|