mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-20 00:48:52 +09:00
![Marek Szyprowski](/assets/img/avatar_default.png)
XOM pins provide information for iROM bootloader about the boot device. Those pins are mapped to lower bits of OP_MODE register (0x10000008), which is common for all Exynos SoC variants. Set the default MMC device id to reflect the boot device selected by XOM[7:5] pins (2 for the SD or 0 for the eMMC). Signed-off-by: Marek Szyprowski <m.szyprowski@samsung.com> Signed-off-by: Minkyu Kang <mk7.kang@samsung.com>
391 lines
8.3 KiB
C
391 lines
8.3 KiB
C
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* (C) Copyright 2013 SAMSUNG Electronics
|
|
* Rajeshwari Shinde <rajeshwari.s@samsung.com>
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <cros_ec.h>
|
|
#include <errno.h>
|
|
#include <fdtdec.h>
|
|
#include <hang.h>
|
|
#include <init.h>
|
|
#include <spi.h>
|
|
#include <tmu.h>
|
|
#include <netdev.h>
|
|
#include <asm/io.h>
|
|
#include <asm/gpio.h>
|
|
#include <asm/arch/board.h>
|
|
#include <asm/arch/cpu.h>
|
|
#include <asm/arch/dwmmc.h>
|
|
#include <asm/arch/mmc.h>
|
|
#include <asm/arch/pinmux.h>
|
|
#include <asm/arch/power.h>
|
|
#include <asm/arch/system.h>
|
|
#include <asm/arch/sromc.h>
|
|
#include <lcd.h>
|
|
#include <i2c.h>
|
|
#include <mmc.h>
|
|
#include <stdio_dev.h>
|
|
#include <usb.h>
|
|
#include <dwc3-uboot.h>
|
|
#include <samsung/misc.h>
|
|
#include <dm/pinctrl.h>
|
|
#include <dm.h>
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
__weak int exynos_early_init_f(void)
|
|
{
|
|
return 0;
|
|
}
|
|
|
|
__weak int exynos_power_init(void)
|
|
{
|
|
return 0;
|
|
}
|
|
|
|
/**
|
|
* get_boot_mmc_dev() - read boot MMC device id from XOM[7:5] pins.
|
|
*/
|
|
static int get_boot_mmc_dev(void)
|
|
{
|
|
u32 mode = readl(EXYNOS4_OP_MODE) & 0x1C;
|
|
|
|
if (mode == 0x04)
|
|
return 2; /* MMC2: SD */
|
|
|
|
/* MMC0: eMMC or unknown */
|
|
return 0;
|
|
}
|
|
|
|
#if defined CONFIG_EXYNOS_TMU
|
|
/* Boot Time Thermal Analysis for SoC temperature threshold breach */
|
|
static void boot_temp_check(void)
|
|
{
|
|
int temp;
|
|
|
|
switch (tmu_monitor(&temp)) {
|
|
case TMU_STATUS_NORMAL:
|
|
break;
|
|
case TMU_STATUS_TRIPPED:
|
|
/*
|
|
* Status TRIPPED ans WARNING means corresponding threshold
|
|
* breach
|
|
*/
|
|
puts("EXYNOS_TMU: TRIPPING! Device power going down ...\n");
|
|
set_ps_hold_ctrl();
|
|
hang();
|
|
break;
|
|
case TMU_STATUS_WARNING:
|
|
puts("EXYNOS_TMU: WARNING! Temperature very high\n");
|
|
break;
|
|
case TMU_STATUS_INIT:
|
|
/*
|
|
* TMU_STATUS_INIT means something is wrong with temperature
|
|
* sensing and TMU status was changed back from NORMAL to INIT.
|
|
*/
|
|
puts("EXYNOS_TMU: WARNING! Temperature sensing not done\n");
|
|
break;
|
|
default:
|
|
debug("EXYNOS_TMU: Unknown TMU state\n");
|
|
}
|
|
}
|
|
#endif
|
|
|
|
int board_init(void)
|
|
{
|
|
gd->bd->bi_boot_params = (PHYS_SDRAM_1 + 0x100UL);
|
|
#if defined CONFIG_EXYNOS_TMU
|
|
if (tmu_init(gd->fdt_blob) != TMU_STATUS_NORMAL) {
|
|
debug("%s: Failed to init TMU\n", __func__);
|
|
return -1;
|
|
}
|
|
boot_temp_check();
|
|
#endif
|
|
#ifdef CONFIG_TZSW_RESERVED_DRAM_SIZE
|
|
/* The last few MB of memory can be reserved for secure firmware */
|
|
ulong size = CONFIG_TZSW_RESERVED_DRAM_SIZE;
|
|
|
|
gd->ram_size -= size;
|
|
gd->bd->bi_dram[CONFIG_NR_DRAM_BANKS - 1].size -= size;
|
|
#endif
|
|
return exynos_init();
|
|
}
|
|
|
|
int dram_init(void)
|
|
{
|
|
unsigned int i;
|
|
unsigned long addr;
|
|
|
|
for (i = 0; i < CONFIG_NR_DRAM_BANKS; i++) {
|
|
addr = CONFIG_SYS_SDRAM_BASE + (i * SDRAM_BANK_SIZE);
|
|
gd->ram_size += get_ram_size((long *)addr, SDRAM_BANK_SIZE);
|
|
}
|
|
return 0;
|
|
}
|
|
|
|
int dram_init_banksize(void)
|
|
{
|
|
unsigned int i;
|
|
unsigned long addr, size;
|
|
|
|
for (i = 0; i < CONFIG_NR_DRAM_BANKS; i++) {
|
|
addr = CONFIG_SYS_SDRAM_BASE + (i * SDRAM_BANK_SIZE);
|
|
size = get_ram_size((long *)addr, SDRAM_BANK_SIZE);
|
|
|
|
gd->bd->bi_dram[i].start = addr;
|
|
gd->bd->bi_dram[i].size = size;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int board_uart_init(void)
|
|
{
|
|
#ifndef CONFIG_PINCTRL_EXYNOS
|
|
int err, uart_id, ret = 0;
|
|
|
|
for (uart_id = PERIPH_ID_UART0; uart_id <= PERIPH_ID_UART3; uart_id++) {
|
|
err = exynos_pinmux_config(uart_id, PINMUX_FLAG_NONE);
|
|
if (err) {
|
|
debug("UART%d not configured\n",
|
|
(uart_id - PERIPH_ID_UART0));
|
|
ret |= err;
|
|
}
|
|
}
|
|
return ret;
|
|
#else
|
|
return 0;
|
|
#endif
|
|
}
|
|
|
|
#ifdef CONFIG_BOARD_EARLY_INIT_F
|
|
int board_early_init_f(void)
|
|
{
|
|
int err;
|
|
#ifdef CONFIG_BOARD_TYPES
|
|
set_board_type();
|
|
#endif
|
|
err = board_uart_init();
|
|
if (err) {
|
|
debug("UART init failed\n");
|
|
return err;
|
|
}
|
|
|
|
#ifdef CONFIG_SYS_I2C_INIT_BOARD
|
|
board_i2c_init(gd->fdt_blob);
|
|
#endif
|
|
|
|
return exynos_early_init_f();
|
|
}
|
|
#endif
|
|
|
|
#if defined(CONFIG_POWER) || defined(CONFIG_DM_PMIC)
|
|
int power_init_board(void)
|
|
{
|
|
set_ps_hold_ctrl();
|
|
|
|
return exynos_power_init();
|
|
}
|
|
#endif
|
|
|
|
#ifdef CONFIG_SMC911X
|
|
static int decode_sromc(const void *blob, struct fdt_sromc *config)
|
|
{
|
|
int err;
|
|
int node;
|
|
|
|
node = fdtdec_next_compatible(blob, 0, COMPAT_SAMSUNG_EXYNOS5_SROMC);
|
|
if (node < 0) {
|
|
debug("Could not find SROMC node\n");
|
|
return node;
|
|
}
|
|
|
|
config->bank = fdtdec_get_int(blob, node, "bank", 0);
|
|
config->width = fdtdec_get_int(blob, node, "width", 2);
|
|
|
|
err = fdtdec_get_int_array(blob, node, "srom-timing", config->timing,
|
|
FDT_SROM_TIMING_COUNT);
|
|
if (err < 0) {
|
|
debug("Could not decode SROMC configuration Error: %s\n",
|
|
fdt_strerror(err));
|
|
return -FDT_ERR_NOTFOUND;
|
|
}
|
|
return 0;
|
|
}
|
|
#endif
|
|
|
|
int board_eth_init(bd_t *bis)
|
|
{
|
|
#ifdef CONFIG_SMC911X
|
|
u32 smc_bw_conf, smc_bc_conf;
|
|
struct fdt_sromc config;
|
|
fdt_addr_t base_addr;
|
|
int node;
|
|
|
|
node = decode_sromc(gd->fdt_blob, &config);
|
|
if (node < 0) {
|
|
debug("%s: Could not find sromc configuration\n", __func__);
|
|
return 0;
|
|
}
|
|
node = fdtdec_next_compatible(gd->fdt_blob, node, COMPAT_SMSC_LAN9215);
|
|
if (node < 0) {
|
|
debug("%s: Could not find lan9215 configuration\n", __func__);
|
|
return 0;
|
|
}
|
|
|
|
/* We now have a node, so any problems from now on are errors */
|
|
base_addr = fdtdec_get_addr(gd->fdt_blob, node, "reg");
|
|
if (base_addr == FDT_ADDR_T_NONE) {
|
|
debug("%s: Could not find lan9215 address\n", __func__);
|
|
return -1;
|
|
}
|
|
|
|
/* Ethernet needs data bus width of 16 bits */
|
|
if (config.width != 2) {
|
|
debug("%s: Unsupported bus width %d\n", __func__,
|
|
config.width);
|
|
return -1;
|
|
}
|
|
smc_bw_conf = SROMC_DATA16_WIDTH(config.bank)
|
|
| SROMC_BYTE_ENABLE(config.bank);
|
|
|
|
smc_bc_conf = SROMC_BC_TACS(config.timing[FDT_SROM_TACS]) |
|
|
SROMC_BC_TCOS(config.timing[FDT_SROM_TCOS]) |
|
|
SROMC_BC_TACC(config.timing[FDT_SROM_TACC]) |
|
|
SROMC_BC_TCOH(config.timing[FDT_SROM_TCOH]) |
|
|
SROMC_BC_TAH(config.timing[FDT_SROM_TAH]) |
|
|
SROMC_BC_TACP(config.timing[FDT_SROM_TACP]) |
|
|
SROMC_BC_PMC(config.timing[FDT_SROM_PMC]);
|
|
|
|
/* Select and configure the SROMC bank */
|
|
exynos_pinmux_config(PERIPH_ID_SROMC, config.bank);
|
|
s5p_config_sromc(config.bank, smc_bw_conf, smc_bc_conf);
|
|
return smc911x_initialize(0, base_addr);
|
|
#endif
|
|
return 0;
|
|
}
|
|
|
|
#if defined(CONFIG_DISPLAY_BOARDINFO) || defined(CONFIG_DISPLAY_BOARDINFO_LATE)
|
|
int checkboard(void)
|
|
{
|
|
if (IS_ENABLED(CONFIG_BOARD_TYPES)) {
|
|
const char *board_info;
|
|
|
|
if (IS_ENABLED(CONFIG_DISPLAY_BOARDINFO_LATE)) {
|
|
/*
|
|
* Printing type requires having revision, although
|
|
* this will succeed only if done late.
|
|
* Otherwise revision will be set in misc_init_r().
|
|
*/
|
|
set_board_revision();
|
|
}
|
|
|
|
board_info = get_board_type();
|
|
|
|
if (board_info)
|
|
printf("Type: %s\n", board_info);
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
#endif
|
|
|
|
#ifdef CONFIG_BOARD_LATE_INIT
|
|
int board_late_init(void)
|
|
{
|
|
struct udevice *dev;
|
|
int ret;
|
|
int mmcbootdev = get_boot_mmc_dev();
|
|
char mmcbootdev_str[16];
|
|
|
|
stdio_print_current_devices();
|
|
ret = uclass_first_device_err(UCLASS_CROS_EC, &dev);
|
|
if (ret && ret != -ENODEV) {
|
|
/* Force console on */
|
|
gd->flags &= ~GD_FLG_SILENT;
|
|
|
|
printf("cros-ec communications failure %d\n", ret);
|
|
puts("\nPlease reset with Power+Refresh\n\n");
|
|
panic("Cannot init cros-ec device");
|
|
return -1;
|
|
}
|
|
|
|
printf("Boot device: MMC(%u)\n", mmcbootdev);
|
|
sprintf(mmcbootdev_str, "%u", mmcbootdev);
|
|
env_set("mmcbootdev", mmcbootdev_str);
|
|
|
|
return 0;
|
|
}
|
|
#endif
|
|
|
|
#ifdef CONFIG_MISC_INIT_R
|
|
int misc_init_r(void)
|
|
{
|
|
if (IS_ENABLED(CONFIG_BOARD_TYPES) &&
|
|
!IS_ENABLED(CONFIG_DISPLAY_BOARDINFO_LATE)) {
|
|
/*
|
|
* If revision was not set by late display boardinfo,
|
|
* set it here. At this point regulators should be already
|
|
* available.
|
|
*/
|
|
set_board_revision();
|
|
}
|
|
|
|
#ifdef CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG
|
|
set_board_info();
|
|
#endif
|
|
#ifdef CONFIG_LCD_MENU
|
|
keys_init();
|
|
check_boot_mode();
|
|
#endif
|
|
#ifdef CONFIG_CMD_BMP
|
|
if (panel_info.logo_on)
|
|
draw_logo();
|
|
#endif
|
|
return 0;
|
|
}
|
|
#endif
|
|
|
|
void reset_misc(void)
|
|
{
|
|
struct gpio_desc gpio = {};
|
|
int node;
|
|
|
|
node = fdt_node_offset_by_compatible(gd->fdt_blob, 0,
|
|
"samsung,emmc-reset");
|
|
if (node < 0)
|
|
return;
|
|
|
|
gpio_request_by_name_nodev(offset_to_ofnode(node), "reset-gpio", 0,
|
|
&gpio, GPIOD_IS_OUT);
|
|
|
|
if (dm_gpio_is_valid(&gpio)) {
|
|
/*
|
|
* Reset eMMC
|
|
*
|
|
* FIXME: Need to optimize delay time. Minimum 1usec pulse is
|
|
* required by 'JEDEC Standard No.84-A441' (eMMC)
|
|
* document but real delay time is expected to greater
|
|
* than 1usec.
|
|
*/
|
|
dm_gpio_set_value(&gpio, 0);
|
|
mdelay(10);
|
|
dm_gpio_set_value(&gpio, 1);
|
|
}
|
|
}
|
|
|
|
int board_usb_cleanup(int index, enum usb_init_type init)
|
|
{
|
|
#ifdef CONFIG_USB_DWC3
|
|
dwc3_uboot_exit(index);
|
|
#endif
|
|
return 0;
|
|
}
|
|
|
|
int mmc_get_env_dev(void)
|
|
{
|
|
return get_boot_mmc_dev();
|
|
}
|