mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-31 14:28:52 +09:00
![Jagan Teki](/assets/img/avatar_default.png)
Add common reset driver for all Allwinner SoC's. Since CLK and RESET share common DT compatible, it is CLK driver job is to bind the reset driver. So add CLK bind call on respective SoC driver by passing ccu map descriptor so-that reset deassert, deassert operations held based on ccu reset table defined from CLK driver. Select DM_RESET via CLK_SUNXI, this make hidden section of RESET since CLK and RESET share common DT compatible and code. Signed-off-by: Jagan Teki <jagan@amarulasolutions.com> Acked-by: Maxime Ripard <maxime.ripard@bootlin.com>
97 lines
1.7 KiB
C
97 lines
1.7 KiB
C
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* Copyright (C) 2018 Amarula Solutions.
|
|
* Author: Jagan Teki <jagan@amarulasolutions.com>
|
|
*/
|
|
|
|
#ifndef _ASM_ARCH_CCU_H
|
|
#define _ASM_ARCH_CCU_H
|
|
|
|
/**
|
|
* enum ccu_flags - ccu clock/reset flags
|
|
*
|
|
* @CCU_CLK_F_IS_VALID: is given clock gate is valid?
|
|
* @CCU_RST_F_IS_VALID: is given reset control is valid?
|
|
*/
|
|
enum ccu_flags {
|
|
CCU_CLK_F_IS_VALID = BIT(0),
|
|
CCU_RST_F_IS_VALID = BIT(1),
|
|
};
|
|
|
|
/**
|
|
* struct ccu_clk_gate - ccu clock gate
|
|
* @off: gate offset
|
|
* @bit: gate bit
|
|
* @flags: ccu clock gate flags
|
|
*/
|
|
struct ccu_clk_gate {
|
|
u16 off;
|
|
u32 bit;
|
|
enum ccu_flags flags;
|
|
};
|
|
|
|
#define GATE(_off, _bit) { \
|
|
.off = _off, \
|
|
.bit = _bit, \
|
|
.flags = CCU_CLK_F_IS_VALID, \
|
|
}
|
|
|
|
/**
|
|
* struct ccu_reset - ccu reset
|
|
* @off: reset offset
|
|
* @bit: reset bit
|
|
* @flags: ccu reset control flags
|
|
*/
|
|
struct ccu_reset {
|
|
u16 off;
|
|
u32 bit;
|
|
enum ccu_flags flags;
|
|
};
|
|
|
|
#define RESET(_off, _bit) { \
|
|
.off = _off, \
|
|
.bit = _bit, \
|
|
.flags = CCU_RST_F_IS_VALID, \
|
|
}
|
|
|
|
/**
|
|
* struct ccu_desc - clock control unit descriptor
|
|
*
|
|
* @gates: clock gates
|
|
* @resets: reset unit
|
|
*/
|
|
struct ccu_desc {
|
|
const struct ccu_clk_gate *gates;
|
|
const struct ccu_reset *resets;
|
|
};
|
|
|
|
/**
|
|
* struct ccu_priv - sunxi clock control unit
|
|
*
|
|
* @base: base address
|
|
* @desc: ccu descriptor
|
|
*/
|
|
struct ccu_priv {
|
|
void *base;
|
|
const struct ccu_desc *desc;
|
|
};
|
|
|
|
/**
|
|
* sunxi_clk_probe - common sunxi clock probe
|
|
* @dev: clock device
|
|
*/
|
|
int sunxi_clk_probe(struct udevice *dev);
|
|
|
|
extern struct clk_ops sunxi_clk_ops;
|
|
|
|
/**
|
|
* sunxi_reset_bind() - reset binding
|
|
*
|
|
* @dev: reset device
|
|
* @count: reset count
|
|
* @return 0 success, or error value
|
|
*/
|
|
int sunxi_reset_bind(struct udevice *dev, ulong count);
|
|
|
|
#endif /* _ASM_ARCH_CCU_H */
|