mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-21 01:18:52 +09:00
1223d737a3
This cache-as-RAM (CAR) code is common to several Intel chips. Create a new intel_common directory and move it in there. Signed-off-by: Simon Glass <sjg@chromium.org> Reviewed-by: Bin Meng <bmeng.cn@gmail.com>
23 lines
382 B
Makefile
23 lines
382 B
Makefile
#
|
|
# Copyright (c) 2014 Google, Inc
|
|
#
|
|
# SPDX-License-Identifier: GPL-2.0+
|
|
#
|
|
|
|
ifdef CONFIG_HAVE_FSP
|
|
obj-y += fsp_configs.o ivybridge.o
|
|
else
|
|
obj-y += cpu.o
|
|
obj-y += early_me.o
|
|
obj-y += gma.o
|
|
obj-y += lpc.o
|
|
obj-y += me_status.o
|
|
obj-y += model_206ax.o
|
|
obj-y += microcode_intel.o
|
|
obj-y += northbridge.o
|
|
obj-y += report_platform.o
|
|
obj-y += sata.o
|
|
obj-y += sdram.o
|
|
endif
|
|
obj-y += bd82x6x.o
|