mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-05 10:46:15 +09:00
3607a8084a
Add Reset Manager driver support for Stratix SoC Signed-off-by: Chin Liang See <chin.liang.see@intel.com> Signed-off-by: Ley Foon Tan <ley.foon.tan@intel.com>
42 lines
873 B
C
42 lines
873 B
C
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* Copyright (C) 2013 Altera Corporation <www.altera.com>
|
|
*/
|
|
|
|
|
|
#include <common.h>
|
|
#include <asm/io.h>
|
|
#include <asm/arch/reset_manager.h>
|
|
|
|
#if defined(CONFIG_TARGET_SOCFPGA_STRATIX10)
|
|
#include <asm/arch/mailbox_s10.h>
|
|
#endif
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
#if !defined(CONFIG_TARGET_SOCFPGA_STRATIX10)
|
|
static const struct socfpga_reset_manager *reset_manager_base =
|
|
(void *)SOCFPGA_RSTMGR_ADDRESS;
|
|
#endif
|
|
|
|
/*
|
|
* Write the reset manager register to cause reset
|
|
*/
|
|
void reset_cpu(ulong addr)
|
|
{
|
|
/* request a warm reset */
|
|
#if defined(CONFIG_TARGET_SOCFPGA_STRATIX10)
|
|
puts("Mailbox: Issuing mailbox cmd REBOOT_HPS\n");
|
|
mbox_reset_cold();
|
|
#else
|
|
writel(1 << RSTMGR_CTRL_SWWARMRSTREQ_LSB,
|
|
&reset_manager_base->ctrl);
|
|
#endif
|
|
/*
|
|
* infinite loop here as watchdog will trigger and reset
|
|
* the processor
|
|
*/
|
|
while (1)
|
|
;
|
|
}
|