mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-06-09 23:36:03 +09:00
41575d8e4c
This construct is quite long-winded. In earlier days it made some sense since auto-allocation was a strange concept. But with driver model now used pretty universally, we can shorten this to 'auto'. This reduces verbosity and makes it easier to read. Coincidentally it also ensures that every declaration is on one line, thus making dtoc's job easier. Signed-off-by: Simon Glass <sjg@chromium.org>
347 lines
7.9 KiB
C
347 lines
7.9 KiB
C
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* Copyright (C) 2017, STMicroelectronics - All Rights Reserved
|
|
* Author(s): Vikas Manocha, <vikas.manocha@st.com> for STMicroelectronics.
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <clk.h>
|
|
#include <dm.h>
|
|
#include <fdtdec.h>
|
|
#include <log.h>
|
|
#include <asm/arch/gpio.h>
|
|
#include <asm/arch/stm32.h>
|
|
#include <asm/gpio.h>
|
|
#include <asm/io.h>
|
|
#include <dm/device_compat.h>
|
|
#include <linux/bitops.h>
|
|
#include <linux/errno.h>
|
|
#include <linux/io.h>
|
|
|
|
#define STM32_GPIOS_PER_BANK 16
|
|
|
|
#define MODE_BITS(gpio_pin) ((gpio_pin) * 2)
|
|
#define MODE_BITS_MASK 3
|
|
#define BSRR_BIT(gpio_pin, value) BIT((gpio_pin) + (value ? 0 : 16))
|
|
|
|
#define PUPD_BITS(gpio_pin) ((gpio_pin) * 2)
|
|
#define PUPD_MASK 3
|
|
|
|
#define OTYPE_BITS(gpio_pin) (gpio_pin)
|
|
#define OTYPE_MSK 1
|
|
|
|
static void stm32_gpio_set_moder(struct stm32_gpio_regs *regs,
|
|
int idx,
|
|
int mode)
|
|
{
|
|
int bits_index;
|
|
int mask;
|
|
|
|
bits_index = MODE_BITS(idx);
|
|
mask = MODE_BITS_MASK << bits_index;
|
|
|
|
clrsetbits_le32(®s->moder, mask, mode << bits_index);
|
|
}
|
|
|
|
static int stm32_gpio_get_moder(struct stm32_gpio_regs *regs, int idx)
|
|
{
|
|
return (readl(®s->moder) >> MODE_BITS(idx)) & MODE_BITS_MASK;
|
|
}
|
|
|
|
static void stm32_gpio_set_otype(struct stm32_gpio_regs *regs,
|
|
int idx,
|
|
enum stm32_gpio_otype otype)
|
|
{
|
|
int bits;
|
|
|
|
bits = OTYPE_BITS(idx);
|
|
clrsetbits_le32(®s->otyper, OTYPE_MSK << bits, otype << bits);
|
|
}
|
|
|
|
static enum stm32_gpio_otype stm32_gpio_get_otype(struct stm32_gpio_regs *regs,
|
|
int idx)
|
|
{
|
|
return (readl(®s->otyper) >> OTYPE_BITS(idx)) & OTYPE_MSK;
|
|
}
|
|
|
|
static void stm32_gpio_set_pupd(struct stm32_gpio_regs *regs,
|
|
int idx,
|
|
enum stm32_gpio_pupd pupd)
|
|
{
|
|
int bits;
|
|
|
|
bits = PUPD_BITS(idx);
|
|
clrsetbits_le32(®s->pupdr, PUPD_MASK << bits, pupd << bits);
|
|
}
|
|
|
|
static enum stm32_gpio_pupd stm32_gpio_get_pupd(struct stm32_gpio_regs *regs,
|
|
int idx)
|
|
{
|
|
return (readl(®s->pupdr) >> PUPD_BITS(idx)) & PUPD_MASK;
|
|
}
|
|
|
|
/*
|
|
* convert gpio offset to gpio index taking into account gpio holes
|
|
* into gpio bank
|
|
*/
|
|
int stm32_offset_to_index(struct udevice *dev, unsigned int offset)
|
|
{
|
|
struct stm32_gpio_priv *priv = dev_get_priv(dev);
|
|
unsigned int idx = 0;
|
|
int i;
|
|
|
|
for (i = 0; i < STM32_GPIOS_PER_BANK; i++) {
|
|
if (priv->gpio_range & BIT(i)) {
|
|
if (idx == offset)
|
|
return idx;
|
|
idx++;
|
|
}
|
|
}
|
|
/* shouldn't happen */
|
|
return -EINVAL;
|
|
}
|
|
|
|
static int stm32_gpio_direction_input(struct udevice *dev, unsigned offset)
|
|
{
|
|
struct stm32_gpio_priv *priv = dev_get_priv(dev);
|
|
struct stm32_gpio_regs *regs = priv->regs;
|
|
int idx;
|
|
|
|
idx = stm32_offset_to_index(dev, offset);
|
|
if (idx < 0)
|
|
return idx;
|
|
|
|
stm32_gpio_set_moder(regs, idx, STM32_GPIO_MODE_IN);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int stm32_gpio_direction_output(struct udevice *dev, unsigned offset,
|
|
int value)
|
|
{
|
|
struct stm32_gpio_priv *priv = dev_get_priv(dev);
|
|
struct stm32_gpio_regs *regs = priv->regs;
|
|
int idx;
|
|
|
|
idx = stm32_offset_to_index(dev, offset);
|
|
if (idx < 0)
|
|
return idx;
|
|
|
|
stm32_gpio_set_moder(regs, idx, STM32_GPIO_MODE_OUT);
|
|
|
|
writel(BSRR_BIT(idx, value), ®s->bsrr);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int stm32_gpio_get_value(struct udevice *dev, unsigned offset)
|
|
{
|
|
struct stm32_gpio_priv *priv = dev_get_priv(dev);
|
|
struct stm32_gpio_regs *regs = priv->regs;
|
|
int idx;
|
|
|
|
idx = stm32_offset_to_index(dev, offset);
|
|
if (idx < 0)
|
|
return idx;
|
|
|
|
return readl(®s->idr) & BIT(idx) ? 1 : 0;
|
|
}
|
|
|
|
static int stm32_gpio_set_value(struct udevice *dev, unsigned offset, int value)
|
|
{
|
|
struct stm32_gpio_priv *priv = dev_get_priv(dev);
|
|
struct stm32_gpio_regs *regs = priv->regs;
|
|
int idx;
|
|
|
|
idx = stm32_offset_to_index(dev, offset);
|
|
if (idx < 0)
|
|
return idx;
|
|
|
|
writel(BSRR_BIT(idx, value), ®s->bsrr);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int stm32_gpio_get_function(struct udevice *dev, unsigned int offset)
|
|
{
|
|
struct stm32_gpio_priv *priv = dev_get_priv(dev);
|
|
struct stm32_gpio_regs *regs = priv->regs;
|
|
int bits_index;
|
|
int mask;
|
|
int idx;
|
|
u32 mode;
|
|
|
|
idx = stm32_offset_to_index(dev, offset);
|
|
if (idx < 0)
|
|
return idx;
|
|
|
|
bits_index = MODE_BITS(idx);
|
|
mask = MODE_BITS_MASK << bits_index;
|
|
|
|
mode = (readl(®s->moder) & mask) >> bits_index;
|
|
if (mode == STM32_GPIO_MODE_OUT)
|
|
return GPIOF_OUTPUT;
|
|
if (mode == STM32_GPIO_MODE_IN)
|
|
return GPIOF_INPUT;
|
|
if (mode == STM32_GPIO_MODE_AN)
|
|
return GPIOF_UNUSED;
|
|
|
|
return GPIOF_FUNC;
|
|
}
|
|
|
|
static int stm32_gpio_set_dir_flags(struct udevice *dev, unsigned int offset,
|
|
ulong flags)
|
|
{
|
|
struct stm32_gpio_priv *priv = dev_get_priv(dev);
|
|
struct stm32_gpio_regs *regs = priv->regs;
|
|
int idx;
|
|
|
|
idx = stm32_offset_to_index(dev, offset);
|
|
if (idx < 0)
|
|
return idx;
|
|
|
|
if (flags & GPIOD_IS_OUT) {
|
|
int value = GPIOD_FLAGS_OUTPUT(flags);
|
|
|
|
if (flags & GPIOD_OPEN_DRAIN)
|
|
stm32_gpio_set_otype(regs, idx, STM32_GPIO_OTYPE_OD);
|
|
else
|
|
stm32_gpio_set_otype(regs, idx, STM32_GPIO_OTYPE_PP);
|
|
stm32_gpio_set_moder(regs, idx, STM32_GPIO_MODE_OUT);
|
|
writel(BSRR_BIT(idx, value), ®s->bsrr);
|
|
|
|
} else if (flags & GPIOD_IS_IN) {
|
|
stm32_gpio_set_moder(regs, idx, STM32_GPIO_MODE_IN);
|
|
}
|
|
if (flags & GPIOD_PULL_UP)
|
|
stm32_gpio_set_pupd(regs, idx, STM32_GPIO_PUPD_UP);
|
|
else if (flags & GPIOD_PULL_DOWN)
|
|
stm32_gpio_set_pupd(regs, idx, STM32_GPIO_PUPD_DOWN);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int stm32_gpio_get_dir_flags(struct udevice *dev, unsigned int offset,
|
|
ulong *flags)
|
|
{
|
|
struct stm32_gpio_priv *priv = dev_get_priv(dev);
|
|
struct stm32_gpio_regs *regs = priv->regs;
|
|
int idx;
|
|
ulong dir_flags = 0;
|
|
|
|
idx = stm32_offset_to_index(dev, offset);
|
|
if (idx < 0)
|
|
return idx;
|
|
|
|
switch (stm32_gpio_get_moder(regs, idx)) {
|
|
case STM32_GPIO_MODE_OUT:
|
|
dir_flags |= GPIOD_IS_OUT;
|
|
if (stm32_gpio_get_otype(regs, idx) == STM32_GPIO_OTYPE_OD)
|
|
dir_flags |= GPIOD_OPEN_DRAIN;
|
|
if (readl(®s->idr) & BIT(idx))
|
|
dir_flags |= GPIOD_IS_OUT_ACTIVE;
|
|
break;
|
|
case STM32_GPIO_MODE_IN:
|
|
dir_flags |= GPIOD_IS_IN;
|
|
break;
|
|
default:
|
|
break;
|
|
}
|
|
switch (stm32_gpio_get_pupd(regs, idx)) {
|
|
case STM32_GPIO_PUPD_UP:
|
|
dir_flags |= GPIOD_PULL_UP;
|
|
break;
|
|
case STM32_GPIO_PUPD_DOWN:
|
|
dir_flags |= GPIOD_PULL_DOWN;
|
|
break;
|
|
default:
|
|
break;
|
|
}
|
|
*flags = dir_flags;
|
|
|
|
return 0;
|
|
}
|
|
|
|
static const struct dm_gpio_ops gpio_stm32_ops = {
|
|
.direction_input = stm32_gpio_direction_input,
|
|
.direction_output = stm32_gpio_direction_output,
|
|
.get_value = stm32_gpio_get_value,
|
|
.set_value = stm32_gpio_set_value,
|
|
.get_function = stm32_gpio_get_function,
|
|
.set_dir_flags = stm32_gpio_set_dir_flags,
|
|
.get_dir_flags = stm32_gpio_get_dir_flags,
|
|
};
|
|
|
|
static int gpio_stm32_probe(struct udevice *dev)
|
|
{
|
|
struct stm32_gpio_priv *priv = dev_get_priv(dev);
|
|
struct gpio_dev_priv *uc_priv = dev_get_uclass_priv(dev);
|
|
struct ofnode_phandle_args args;
|
|
const char *name;
|
|
struct clk clk;
|
|
fdt_addr_t addr;
|
|
int ret, i;
|
|
|
|
addr = dev_read_addr(dev);
|
|
if (addr == FDT_ADDR_T_NONE)
|
|
return -EINVAL;
|
|
|
|
priv->regs = (struct stm32_gpio_regs *)addr;
|
|
|
|
name = dev_read_string(dev, "st,bank-name");
|
|
if (!name)
|
|
return -EINVAL;
|
|
uc_priv->bank_name = name;
|
|
|
|
i = 0;
|
|
ret = dev_read_phandle_with_args(dev, "gpio-ranges",
|
|
NULL, 3, i, &args);
|
|
|
|
if (!ret && args.args_count < 3)
|
|
return -EINVAL;
|
|
|
|
if (ret == -ENOENT) {
|
|
uc_priv->gpio_count = STM32_GPIOS_PER_BANK;
|
|
priv->gpio_range = GENMASK(STM32_GPIOS_PER_BANK - 1, 0);
|
|
}
|
|
|
|
while (ret != -ENOENT) {
|
|
priv->gpio_range |= GENMASK(args.args[2] + args.args[0] - 1,
|
|
args.args[0]);
|
|
|
|
uc_priv->gpio_count += args.args[2];
|
|
|
|
ret = dev_read_phandle_with_args(dev, "gpio-ranges", NULL, 3,
|
|
++i, &args);
|
|
if (!ret && args.args_count < 3)
|
|
return -EINVAL;
|
|
}
|
|
|
|
dev_dbg(dev, "addr = 0x%p bank_name = %s gpio_count = %d gpio_range = 0x%x\n",
|
|
(u32 *)priv->regs, uc_priv->bank_name, uc_priv->gpio_count,
|
|
priv->gpio_range);
|
|
|
|
ret = clk_get_by_index(dev, 0, &clk);
|
|
if (ret < 0)
|
|
return ret;
|
|
|
|
ret = clk_enable(&clk);
|
|
|
|
if (ret) {
|
|
dev_err(dev, "failed to enable clock\n");
|
|
return ret;
|
|
}
|
|
debug("clock enabled for device %s\n", dev->name);
|
|
|
|
return 0;
|
|
}
|
|
|
|
U_BOOT_DRIVER(gpio_stm32) = {
|
|
.name = "gpio_stm32",
|
|
.id = UCLASS_GPIO,
|
|
.probe = gpio_stm32_probe,
|
|
.ops = &gpio_stm32_ops,
|
|
.flags = DM_UC_FLAG_SEQ_ALIAS,
|
|
.priv_auto = sizeof(struct stm32_gpio_priv),
|
|
};
|